Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 247 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 247 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 243Page - PMC-Sierra, Inc PM7347 Datasheet HTML 244Page - PMC-Sierra, Inc PM7347 Datasheet HTML 245Page - PMC-Sierra, Inc PM7347 Datasheet HTML 246Page - PMC-Sierra, Inc PM7347 Datasheet HTML 247Page - PMC-Sierra, Inc PM7347 Datasheet HTML 248Page - PMC-Sierra, Inc PM7347 Datasheet HTML 249Page - PMC-Sierra, Inc PM7347 Datasheet HTML 250Page - PMC-Sierra, Inc PM7347 Datasheet HTML 251Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 247 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
247
Document ID: PMC-1990267, Issue 3
Register 3AEH: PRGD Pattern Detector #3
Bit
Type
Function
Default
Bit 7
R
PD[23]
0
Bit 6
R
PD[22]
0
Bit 5
R
PD[21]
0
Bit 4
R
PD[20]
0
Bit 3
R
PD[19]
0
Bit 2
R
PD[18]
0
Bit 1
R
PD[17]
0
Bit 0
R
PD[16]
0
Register 3AFH: PRGD Pattern Detector #4
Bit
Type
Function
Default
Bit 7
R
PD[31]
0
Bit 6
R
PD[30]
0
Bit 5
R
PD[29]
0
Bit 4
R
PD[28]
0
Bit 3
R
PD[27]
0
Bit 2
R
PD[26]
0
Bit 1
R
PD[25]
0
Bit 0
R
PD[24]
0
PD[31:0]
PD[31:0] contain the pattern detector data. The values contained in these registers are
determined by the PDR[1:0] bits in the control register.
When PDR[1:0] is set to 00 or 01, PD[31:0] contain the pattern receive register. The 32 bits
received immediately before the last accumulation interval are present on PD[31:0}. PD[31]
contains the first of the 32 received bits, PD[0] contains the last of the 32 received bits.
When PDR[1:0] is set to 10, PD[31:0] contain the error counter holding register. The value in
this register represents the number of bit errors that have been accumulated since the last
accumulation interval. Note: Bit errors are not accumulated while the pattern detector is out-
of-sync.
When PDR[1:0] is set to 11, PD[31:0] contain the bit counter holding register. The value in
this register represents the total number of bits that have been received since the last
accumulation interval.
The values of PD[31:0] are updated whenever one of the four PRGD Pattern Detector
Registers is written or when Register 006H, the S/UNI-JET Identification, Master Reset, and
Global Monitor Update Register is written.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com