Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 169 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 169 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 165Page - PMC-Sierra, Inc PM7347 Datasheet HTML 166Page - PMC-Sierra, Inc PM7347 Datasheet HTML 167Page - PMC-Sierra, Inc PM7347 Datasheet HTML 168Page - PMC-Sierra, Inc PM7347 Datasheet HTML 169Page - PMC-Sierra, Inc PM7347 Datasheet HTML 170Page - PMC-Sierra, Inc PM7347 Datasheet HTML 171Page - PMC-Sierra, Inc PM7347 Datasheet HTML 172Page - PMC-Sierra, Inc PM7347 Datasheet HTML 173Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
169
Document ID: PMC-1990267, Issue 3
Register 349H: J2-FRMR Error/Xbit Interrupt Status
Bit
Type
Function
Default
Bit 7
R
CRCEI
X
Bit 6
R
FRMEI
X
Bit 5
R
BPVI
X
Bit 4
R
EXZI
X
Bit 3
R
XBITI
X
Bit 2
R
X3
X
Bit 1
R
X2
X
Bit 0
R
X1
X
CRCEI
The CRCEI bit is set to logic one if a failed CRC-5 check occurs. CRCEI is cleared when this
register is read.
FRMEI
The FRMEI bit is set to logic one if an errored framing bit occurs. FRMEI is cleared when
this register is read.
BPVI
The BPVI bit is set to logic one if a bipolar violation that is not part of a valid B8ZS code
occurs (when UNI is logic zero in the J2-FRMR Configuration Register) or if a 0 to 1
transition is detected on RLCV (when UNI is logic one). BPVI is cleared when this register is
read.
EXZI
The EXZI bit is set to logic one upon reception of eight-or-more consecutive zeroes. EXZI
remains logic zero while UNI is set to logic one in the J2_FRMR Configuration Register.
EXZI is cleared when this register is read.
XBITI
The XBITI bit is set to logic one if a change in the debounced (if XBIT_DEB is set to logic
one) x-bits (X1, X2, and X3) is detected. XBITI is cleared when this register is read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com