Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 172 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 172 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 168Page - PMC-Sierra, Inc PM7347 Datasheet HTML 169Page - PMC-Sierra, Inc PM7347 Datasheet HTML 170Page - PMC-Sierra, Inc PM7347 Datasheet HTML 171Page - PMC-Sierra, Inc PM7347 Datasheet HTML 172Page - PMC-Sierra, Inc PM7347 Datasheet HTML 173Page - PMC-Sierra, Inc PM7347 Datasheet HTML 174Page - PMC-Sierra, Inc PM7347 Datasheet HTML 175Page - PMC-Sierra, Inc PM7347 Datasheet HTML 176Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
172
Document ID: PMC-1990267, Issue 3
Register 34DH: J2-TRAN Diagnostic
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
R/W
PLDAIS
0
Bit 4
R/W
PHYAIS
0
Bit 3
R/W
DCRC
0
Bit 2
R/W
DLOS
0
Bit 1
R/W
DBPV
0
Bit 0
R/W
DFERR
0
DFERR
The DFERR bit controls the insertion of framing alignment signal errors. When DFERR is set
to logic one, the framing alignment signal is inverted. When DFERR is set to logic zero, the
framing alignment signal is not inverted.
DBPV
The DBPV bit controls the insertion of single bipolar violations. When DBPV bit transitions
from 0 to 1, a violation is generated by masking the first violation pulse of a B8ZS signature.
To generate another violation, this bit must first be written to 0 and then to logic one again.
When DBPV is a logic zero, no violation is generated.
DLOS
When set to logic one, the DLOS bit forces the unipolar and bipolar outputs of the J2 TRAN
to be all zeros. When DLOS is logic zero, the outputs of the J2 TRAN operate normally.
DCRC
When set to logic one, a the CRC-5 check bits (e1-5) are inverted before transmission. DCRC
inverts the e1-5 bits even if CDIS of the J2 TRAN Configuration Register is set to logic one.
PHYAIS
When set to logic one, PHYAIS will cause the J2 TRAN to transmit an all 1's AIS (AIS).
PLDAIS
When set to logic one, PLDAIS will cause the J2 TRAN to insert all-ones in the payload data
bits. When PLDAIS is a logic zero, data is processed normally through the J2 TRAN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com