Electronic Components Datasheet Search
  English  ▼

X  

PM7347 Datasheet(PDF) 171 Page - PMC-Sierra, Inc

Part # PM7347
Description  SATURN USER NETWORK INTERFACE for J2/E3/T3
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 171 Page - PMC-Sierra, Inc

Back Button PM7347 Datasheet HTML 167Page - PMC-Sierra, Inc PM7347 Datasheet HTML 168Page - PMC-Sierra, Inc PM7347 Datasheet HTML 169Page - PMC-Sierra, Inc PM7347 Datasheet HTML 170Page - PMC-Sierra, Inc PM7347 Datasheet HTML 171Page - PMC-Sierra, Inc PM7347 Datasheet HTML 172Page - PMC-Sierra, Inc PM7347 Datasheet HTML 173Page - PMC-Sierra, Inc PM7347 Datasheet HTML 174Page - PMC-Sierra, Inc PM7347 Datasheet HTML 175Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 341 page
background image
S/UNI®-JET Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
171
Document ID: PMC-1990267, Issue 3
Register 34CH: J2-TRAN Configuration
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
R/W
Reserved
0
Bit 5
R/W
Reserved
0
Bit 4
R/W
Reserved
0
Bit 3
R/W
X3SET
1
Bit 2
R/W
X2SET
1
Bit 1
R/W
X1SET
1
Bit 0
R/W
RLOF
0
RLOF
The RLOF bit controls the state of the A-bit. When RLOF is a logic one, the A-bit is also set
to logic one. When RLOF is a logic zero, the A-bit is set to logic zero. The A-bit in the
transmit stream may also be set to logic one if an LOF condition in the J2 FRMR is detected
and the RBLEN bit is logic one in the S/UNI-JET Data Link and FERF/RAI Control Register.
X1SET
The X1SET bit controls the state of the X1 bit (bit 785 in the third frame of a J2 multiframe).
When X1SET is a logic one, the X1 bit is set to logic one. When X1SET is a logic zero, the
X1 bit is set to logic zero.
X2SET
The X2SET bit controls the state of the X2 bit (bit 786 in the third frame of a J2 multiframe).
When X2SET is a logic one, the X2 bit is set to logic one. When X2SET is a logic zero, the
X2 bit is set to logic zero.
X3SET
The X3SET bit controls the state of the X3 bit (bit 787 in the third frame of a J2 multiframe).
When X3SET is a logic one, the X3 bit is set to logic one. When X3SET is a logic zero, the
X3 bit is set to logic zero.
Reserved
The reserved register bits should be set to logic zero for proper operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com