Electronic Components Datasheet Search
  English  ▼

X  

TMPR3927 Datasheet(PDF) 80 Page - Toshiba Semiconductor

Part # TMPR3927
Description  32-Bit TX System RISC TX39 Family
PDF  512 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3927 Datasheet(HTML) 80 Page - Toshiba Semiconductor

Back Button TMPR3927 Datasheet HTML 76Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 77Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 78Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 79Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 80Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 81Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 82Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 83Page - Toshiba Semiconductor TMPR3927 Datasheet HTML 84Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 512 page
background image
Chapter 6 Clocks
6-4
6.3.2.1
Power-Down Control Register (PDCR)
0xFFFE_E010
31
24
23
16
0
PDNMSK
PDN
R/W
R/W
: Type
0x7F
0
: Initial value
15
0
PUTCV
R/W
: Type
0
: Initial value
Bits
Mnemonic
Field Name
Description
23 : 17
PDNMSK [6 : 0]
Power-Down
Mask
Power Down Mask bit (initial value: 0x7F)
Specifies which external interrupt signals are used to terminate power-down mode.
A bit is allocated to each interrupt source. Setting 1 enables the corresponding
interrupt signal to terminate power-down mode.
PDNMSK [6]
= NMI
PDNMSK [5]
= INT [5]
PDNMSK [4]
= INT [4]
PDNMSK [3]
= INT [3]
PDNMSK [2]
= INT [2]
PDNMSK [1]
= INT [1]
PDNMSK [0]
= INT [0]
1: Enable interrupt.
0: Disable interrupt
16
PDN
Power-Down
Trigger
Power Down Trigger (initial value: 0)
This bit is a trigger for the power-down sequence. It is cleared to "0" upon reset and
a "0" to "1" transition will initiate the power-down sequence.
This bit does not clear to "0" automatically when power-down mode is terminated.
Clear the bit to "0" before starting a next power-down sequence.
15 : 0
PUTCV
Power-Up Time
Counter
Power Up Time Counter Value (initial value: 0x0000)
Specifies the delay between the PLL being enabled and the outputs of the clock
generator being enabled. The total wait time is this value plus 3.5 XIN clock cycles.
Ensure that the power-up sequence is performed when the XIN clock is stable. XIN
can be 1/16 or 1/2 of the CPU core clock depending on the selected PLL multiplier
value.
Note:
For the bits other than those defined above, write the values shown in the figure.
Figure 6.3.1 Power-Down Control Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com