| Electronic Components Datasheet Search |
|
TMPR4937 Datasheet(PDF) 383 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4937 Datasheet(HTML) 383 Page - Toshiba Semiconductor |
|
383 / 552 page ![]() Chapter 11 Serial I/O Port 11-23 11.4.8 Transmit FIFO Register 0 (SITFIFO0) 0xF31C (Ch. 0) Transmit FIFO Register 1 (SITFIFO1) 0xF41C (Ch. 1) When using the DMA Controller to perform DMA transmission, set the following addresses in the Destination Address Register (DMDARn) of the DMA Controller according to the Endian Mode bit (DMCCRn.LE) setting of the DMA Controller. • Little Endian: 0xF31C (Ch.0), 0xF41C (Ch.1) • Big Endian: 0xF31F (Ch.0), 0xF41F (Ch.1) 31 16 Reserved : Type : Initial value 15 8 7 0 Reserved TxD W : Type ⎯ : Initial value Bit Mnemonic Field Name Description Read/Write 31:8 Reserved ⎯ 7:0 TxD Transmission Data Transmit Data Data written to this register are written to the Transmit FIFO. W Figure 11.4.8 Transmit FIFO Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |