Electronic Components Datasheet Search
  English  ▼

X  

TMPR4956C Datasheet(PDF) 148 Page - Toshiba Semiconductor

Part # TMPR4956C
Description  64-Bit TX System RISC TX49 Family
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 148 Page - Toshiba Semiconductor

Back Button TMPR4956C Datasheet HTML 144Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 145Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 146Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 147Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 148Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 149Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 150Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 151Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 152Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 286 page
background image
Chapter 8 CPU Exception
8-20
8.20 Exception Handling and Servicing Flowcharts
The remainder of this chapter contains flowcharts for the following three sets of. exceptions and guidelines
for their handlers:
1.
general exceptions and their exception handler
•
Figure 8.20.1 shows general exception handler (HW)
•
Figure 8.20.2 shows general exception servicing guidelines (SW)
2.
TLB/XTLB miss exception and their exception handler
•
Figure 8.20.3 shows TLB/XTLB miss exception handler (HW)
•
Figure 8.20.4 shows TLB/XTLB exception servicing guidelines (SW)
3.
ColdReset, SoftReset and NMI exceptions, and a guideline to their handler.
•
Figure 8.20.5 shows ColdReset, SoftReset & NMI Exception Handling (HW) and Servicing
Guidelines (SW)
Generally speaking, the exceptions are handled by hardware (HW); the exceptions are then serviced by
software (SW).
Figure 8.20.1 General Exception Handler (HW)
EXL
← 1
PC
← 0xFFFF FFFF BFC0 0200 + 180
(unmapped, uncached)
PC
← 0xFFFF FFFF 8000 0000 + 180
(unmapped, cached)
Cause 31 (BD)
← 0
EPC
← PC
Cause 31 (BD)
← 1
EPC
← (PC - 4)
= 1 (bootstrap)
Yes
No
= 1
Processor forced to Kernel Mode
& interrupt disabled
= 0
Comments
To General Exception Servicing Guidelines
BEV
Instr. in
Br. Dly. Slot?
EXL
(SR1)
Check if exception within
another exception
FP Control/Status Register
is only set if the respective exception
occurs.
EnHi, X/Context are set only for
*TLB- Invalid, Modified,
& Refill exceptions
BadVA is set only for
TLB-invalid, Modified,
and Refill exceptions
Note: not set if it is a Bus Error
Set FP Control Status Resister
EnHi
← VPN2, ASID
X/Context
← VPN2
Set Cause Register
(ExcCode, CE)
Set BadVA
= 0 (normal)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com