Electronic Components Datasheet Search
  English  ▼

X  

ADS6223 Datasheet(PDF) 27 Page - Texas Instruments

Part # ADS6223
Description  DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS6223 Datasheet(HTML) 27 Page - Texas Instruments

Back Button ADS6223 Datasheet HTML 23Page - Texas Instruments ADS6223 Datasheet HTML 24Page - Texas Instruments ADS6223 Datasheet HTML 25Page - Texas Instruments ADS6223 Datasheet HTML 26Page - Texas Instruments ADS6223 Datasheet HTML 27Page - Texas Instruments ADS6223 Datasheet HTML 28Page - Texas Instruments ADS6223 Datasheet HTML 29Page - Texas Instruments ADS6223 Datasheet HTML 30Page - Texas Instruments ADS6223 Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 75 page
background image
www.ti.com
TYPICAL CHARACTERISTICS
ADS6225 (FS = 125 MSPS)
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0
10
20
30
40
50
60
G001
SFDR = 91 dBc
SINAD = 71.35 dBFS
SNR = 71.41 dBFS
THD = 89.5 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0
10
20
30
40
50
60
G003
SFDR = 86.7 dBc
SINAD = 69.9 dBFS
SNR = 70.1 dBFS
THD = 82.7 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0
10
20
30
40
50
60
G005
SFDR = 79.2 dBc
SINAD = 67.4 dBFS
SNR = 68 dBFS
THD = 77.9 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0
10
20
30
40
50
60
G021
fIN1 = 185.1 MHz, –7 dBFS
fIN2 = 190.1 MHz, –7 dBFS
2-Tone IMD = –81 dBFS
SFDR = –91 dBFS
fIN − Input Frequency − MHz
72
74
76
78
80
82
84
86
88
90
0
50
100
150
200
250
G007
Gain = 0 dB
Gain = 3.5 dB
fIN − Input Frequency − MHz
66
67
68
69
70
71
72
0
50
100
150
200
250
G008
Gain = 0 dB
Gain = 3.5 dB
ADS6225
,, ADS6224
ADS6223, ADS6222
SLAS543A – MAY 2007 – REVISED SEPTEMBER 2007
All plots are at 25
°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V
PP differential
clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain (unless
otherwise noted)
FFT for 10 MHz INPUT SIGNAL
FFT for 100 MHz INPUT SIGNAL
Figure 6.
Figure 7.
FFT for 230 MHz INPUT SIGNAL
INTERMODULATION DISTORTION (IMD) vs FREQUENCY
Figure 8.
Figure 9.
SFDR vs INPUT FREQUENCY
SNR vs INPUT FREQUENCY
Figure 10.
Figure 11.
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Link(s): ADS6225 ADS6224 ADS6223 ADS6222



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com