Electronic Components Datasheet Search
  English  ▼

X  

SLRC400 Datasheet(PDF) 121 Page - NXP Semiconductors

Part # SLRC400
Description  I쨌CODE Reader IC
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SLRC400 Datasheet(HTML) 121 Page - NXP Semiconductors

Back Button SLRC400 Datasheet HTML 117Page - NXP Semiconductors SLRC400 Datasheet HTML 118Page - NXP Semiconductors SLRC400 Datasheet HTML 119Page - NXP Semiconductors SLRC400 Datasheet HTML 120Page - NXP Semiconductors SLRC400 Datasheet HTML 121Page - NXP Semiconductors SLRC400 Datasheet HTML 122Page - NXP Semiconductors SLRC400 Datasheet HTML 123Page - NXP Semiconductors SLRC400 Datasheet HTML 124Page - NXP Semiconductors SLRC400 Datasheet HTML 125Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 130 page
background image
Philips Semiconductors
Product Specification Rev. 2.0 November 2001
I
•CODE Reader IC
SL RC400
121
Preliminary
19.5.2 AC OPERATING SPECIFICATION
19.5.2.1 Bus Timing for Separated Read/Write Strobe
SYMBOL
PARAMETER
MIN
MAX
UNIT
tLHLL
ALE pulse width
20
ns
tAVLL
Multiplexed Address Bus valid to ALE low (Address Set Up Time)
15
ns
tLLAX
Multiplexed Address Bus valid after ALE low (Address Hold Time)
8
ns
tLLWL
ALE low to NWR, NRD low
15
ns
tCLWL
NCS low to NRD, NWR low
0
ns
tWHCH
NRD, NWR high to NCS high
0
ns
tRLDV
NRD low to DATA valid
65
ns
tRHDZ
NRD high to DATA high impedance
20
ns
tWLDV
NWR low to DATA valid
35
ns
tWHDX
DATA hold after NWR high (Data Hold Time)
8
ns
tWLWH
NRD, NWR pulse width
65
ns
tAVWL
Separated Address Bus valid to NRD, NWR low (Set Up Time)
30
ns
tWHAX
Separated Address Bus valid after NWR high (Hold Time)
8
ns
tWHWL
period between sequenced read / write accesses
150
ns
Table 19-10: Timing Specification for Separated Read/Write Strobe
Note: For separated address and data bus the signal ALE is not relevant and the multiplexed addresses on the data bus
don’t care.
For the multiplexed address and data bus the address lines A0 to A2 have to be connected as described in 4.3.
t
AVLL
ALE
t
LHLL
NCS
t
CLWL
t
WHDX
t
RHDZ
D0 ... D7
D0 ... D7
t
WLDV
t
RLDV
t
LLAX
t
WHWL
NWR
NRD
t
WLWH
t
LLWL
t
WHWL
A0 ... A2
t
AVWL
Multiplexed Addressbus
A0 ... A2
t
WHAX
Separated Addressbus
A0 ... A2
t
WHCH
Figure 19-1: Timing Diagram for Separated Read/Write Strobe



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com