Electronic Components Datasheet Search
  English  ▼

X  

RA2L2 Datasheet(PDF) 60 Page - Renesas Technology Corp

Part # RA2L2
Description  Renesas Microcontrollers
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA2L2 Datasheet(HTML) 60 Page - Renesas Technology Corp

Back Button RA2L2 Datasheet HTML 56Page - Renesas Technology Corp RA2L2 Datasheet HTML 57Page - Renesas Technology Corp RA2L2 Datasheet HTML 58Page - Renesas Technology Corp RA2L2 Datasheet HTML 59Page - Renesas Technology Corp RA2L2 Datasheet HTML 60Page - Renesas Technology Corp RA2L2 Datasheet HTML 61Page - Renesas Technology Corp RA2L2 Datasheet HTML 62Page - Renesas Technology Corp RA2L2 Datasheet HTML 63Page - Renesas Technology Corp RA2L2 Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 108 page
background image
SDAn
SCLn
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Sr*1
Note:
n = 0
Note 1. S, P, and Sr indicate the following conditions:
S: Start condition
P: Stop condition
Sr: Restart condition
Figure 2.35
I2C bus interface input/output timing
Table 2.37
I3C timing (Open Drain Timing Parameters)
Conditions: VCC = 2.97 to 3.63 V
Parameter
Symbol
Timing Diagram Min
Max
Units
Notes
SCL Clock Low Period
tLOW_OD
Figure 2.38
200
—
ns
1, 2
tDIG_OD_L Figure 2.38
tLOW_ODmin +
tfDA_ODmin
—
ns
—
SDA Signal Fall Time
tfDA_OD
Figure 2.38
tCF
33
ns
—
SDA Data Setup Time Open Drain Mode
tSU_OD
Figure 2.37
4
—
ns
1
Figure 2.38
Clock After START (S) Condition
tCAS
Figure 2.38
38.4
For ENTAS0: 1 μ
seconds 5, 6
For ENTAS1: 100 μ
For ENTAS2: 2 m
For ENTAS3: 50 m
Clock Before STOP (P) Condition
tCBP
Figure 2.39
tCASmin
—
seconds —
Current Master to Secondary Master
Overlap time during handoff
tMMOverlap Figure 2.44
tDIG_OD_Lmin
—
ns
—
Bus Available Condition
tAVAL
—
1
—
μs
7
Bus Idle Condition
tIDLE
—
1
—
ms
—
Time Internal Where New Master Not
Driving SDA Low
tMMLock
Figure 2.44
tAVALmin
—
μs
—
Note:
1. This is approximately equal to tLOWmin + tDS_ODmin + trDA_ODtyp + tSU_ODmin.
2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.
3. On a Legacy Bus where I2C Devices need to see Start.
4. Slaves that do not support the optional ENTASx CCCs shall use the tCAS Max value shown for ENTAS3
5. On a Mixed Bus with Fm Legacy I2C Devices, tAVAL is 300 ns shorter than the Fm Bus Free Condition time (tBUF)
RA2L2 Datasheet
2. Electrical Characteristics
R01DS0445EJ0120 Rev.1.20
Jun 9, 2026
Page 60 of 108



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com