C164SL datasheet(21/484 Pages) INFINEON

21 / 484 page

C164CI/C164SI

Derivatives

Architectural Overview

User’s Manual

2-3

V3.1, 2002-02

2.1.1

High Instruction Bandwidth / Fast Execution

Based on the hardware provisions, most of the C164CI’s instructions can be executed

in just one machine cycle, which requires two CPU clock cycles (2

× 1/f

CPU = 4 TCL). For

example, shift and rotate instructions are always processed within one machine cycle,

independent of the number of bits to be shifted.

Branch-, multiply- and divide instructions normally take more than one machine cycle.

These instructions, however, have also been optimized. For example, branch

instructions require an additional machine cycle only when a branch is taken.

Subsequent branches taken in loops require no additional machine cycles at all, due to

the Jump Cache feature.

A 32-bit / 16-bit division requires 20 CPU clock cycles, a 16-bit

× 16-bit multiplication

requires 10 CPU clock cycles.

The instruction cycle time has been dramatically reduced through the use of instruction

pipelining. This technique allows the core CPU to process portions of multiple sequential

instruction stages in parallel. The following four-stage pipeline provides the optimum

balancing for the CPU core:

FETCH: In this stage, an instruction is fetched from the internal ROM or RAM or from

the external memory, based on the current IP value.

DECODE: In this stage, the previously fetched instruction is decoded and the required

operands are fetched.

EXECUTE: In this stage, the specified operation is performed on the previously fetched

operands.

WRITE BACK: In this stage, the result is written to the specified location.

If this technique were not used, each instruction would require four machine cycles. This

increased performance allows a greater number of tasks and interrupts to be processed.

Instruction Decoder

Instruction decoding is generated primarily from Programmable Logic Array (PLA)

outputs based on the selected opcode. No microcode is used and each pipeline stage

receives control signals staged in control registers from the decode stage PLAs. Pipeline

holds are primarily caused by wait states for external memory accesses and cause the

holding of signals in the control registers. Multiple-cycle instructions are performed

through instruction injection and simple internal state machines which modify required

control signals.

C164SL Datasheet(PDF) 21 Page - Infineon Technologies AG

C164SL Datasheet(HTML) 21 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL