Electronic Components Datasheet Search
  English  ▼

X  

LFEC10 Datasheet(PDF) 59 Page - Lattice Semiconductor

Part # LFEC10
Description  LatticeECP/EC Family Data Sheet
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFEC10 Datasheet(HTML) 59 Page - Lattice Semiconductor

Back Button LFEC10 Datasheet HTML 55Page - Lattice Semiconductor LFEC10 Datasheet HTML 56Page - Lattice Semiconductor LFEC10 Datasheet HTML 57Page - Lattice Semiconductor LFEC10 Datasheet HTML 58Page - Lattice Semiconductor LFEC10 Datasheet HTML 59Page - Lattice Semiconductor LFEC10 Datasheet HTML 60Page - Lattice Semiconductor LFEC10 Datasheet HTML 61Page - Lattice Semiconductor LFEC10 Datasheet HTML 62Page - Lattice Semiconductor LFEC10 Datasheet HTML 63Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 163 page
background image
3-23
DC and Switching Characteristics
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
sysCLOCK PLL Timing
Over Recommended Operating Conditions
Parameter
Description
Conditions
Min.
Typ.
Max.
Units
fIN
Input Clock Frequency (CLKI, CLKFB)
25
—
420
MHz
fOUT
Output Clock Frequency (CLKOP, CLKOS)
25
—
420
MHz
fOUT2
K-Divider Output Frequency (CLKOK)
0.195
—
210
MHz
fVCO
PLL VCO Frequency
420
—
840
MHz
fPFD
Phase Detector Input Frequency
25
—
—
MHz
AC Characteristics
tDT
Output Clock Duty Cycle
Default Duty Cycle
Elected
3
45
50
55
%
tPH
4
Output Phase Accuracy
—
—
0.05
UI
tOPJIT
1
Output Clock Period Jitter
fOUT >= 100MHz
—
—
+/- 125
ps
fOUT < 100MHz
—
—
0.02
UIPP
tSK
Input Clock to Output Clock Skew
Divider ratio = integer
—
—
+/- 200
ps
tW
Output Clock Pulse Width
At 90% or 10%
3
1—
—
ns
tLOCK
2
PLL Lock-in Time
—
—
150
µs
tPA
Programmable Delay Unit
100
250
450
ps
tIPJIT
Input Clock Period Jitter
—
—
+/- 200
ps
tFBKDLY
External Feedback Delay
—
—
10
ns
tHI
Input Clock High Time
90% to 90%
0.5
—
—
ns
tLO
Input Clock Low Time
10% to 10%
0.5
—
—
ns
tRST
RST Pulse Width
10
—
—
ns
1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock.
2. Output clock is valid after tLOCK for PLL reset and dynamic delay adjustment.
3. Using LVDS output buffers.
4. Relative to CLKOP.
Timing v.G 0.30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com