Electronic Components Datasheet Search
  English  ▼

X  

6V7 Datasheet(PDF) 126 Page - Renesas Technology Corp

Part # 6V7
Description  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

6V7 Datasheet(HTML) 126 Page - Renesas Technology Corp

Back Button 6V7 Datasheet HTML 122Page - Renesas Technology Corp 6V7 Datasheet HTML 123Page - Renesas Technology Corp 6V7 Datasheet HTML 124Page - Renesas Technology Corp 6V7 Datasheet HTML 125Page - Renesas Technology Corp 6V7 Datasheet HTML 126Page - Renesas Technology Corp 6V7 Datasheet HTML 127Page - Renesas Technology Corp 6V7 Datasheet HTML 128Page - Renesas Technology Corp 6V7 Datasheet HTML 129Page - Renesas Technology Corp 6V7 Datasheet HTML 130Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 298 page
background image
Rev.1.00
May 18, 2004
page 126 of 296
M306V7MG/MH/MJ/MJA-XXXFP, M306V7FG/FH/FJ/FJAFP
Table 2.11.8 Multi-master I2C-BUS Interface Functions
Item
Function
Format
In conformity with Philips I2C-BUS standard:
10-bit addressing format
7-bit addressing format
High-speed clock mode
Standard clock mode
Communication mode
In conformity with Philips I2C-BUS standard:
Master transmission Master reception
Slave transmission
Slave reception
SCL clock frequencyn
16.1 kHz to 400 kHz (at BCLK = 16 MHz)
Note : We are not responsible for any third party’s infringement of patent rights or other rights attributable
to the use of the control function (bits 6 and 7 of the I2C control register at address 027D16) for
connections between the I2C-BUS interface 0 and ports (SCL1, SCL2, SDA1, SDA2).
2.11.5 Multi-master I2C-BUS Interface 0 and Multi-master I2C-BUS Interface 1
The multi-master I2C-BUS interface 0 and 1 have each dedicated circuit and operate independently.
The multi-master I2C-BUS interface i is a serial communications circuit, conforming to the Philips I2C-
BUS data transfer format. This interface i, offering both arbitration lost detection and a synchronous
functions, is useful for the multi-master serial communications.
Figures 2.11.28 and 2.11.29 show a block diagram of the multi-master I2C-BUS interface i and Table
2.11.8 shows multi-master I2C-BUS interface i functions.
This multi-master I2C-BUS interface i consists of the I2Ci address register, the I2Ci data shift register, the
I2Ci clock control register, the I2Ci control register, the I2Ci status register, the I2Ci port selection register
and other control circuits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com