| Electronic Components Datasheet Search |
|
32186 Datasheet(PDF) 256 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
32186 Datasheet(HTML) 256 Page - Renesas Technology Corp |
|
256 / 1032 page ![]() DMAC 9 9-10 32185/32186 Group Hardware Manual Rev.1.10 REJ09B0235-0110 May 15, 07 DMA2 Channel Control Register 0 (DM2CNT0) <Address: H’0080 0430> 123456 b7 b0 SADSL2 DADSL2 MDSEL2 TREQF2 REQSL2 TENL2 TSZSL2 00000000 <Upon exiting reset: H’00> b Bit Name Function R W 0 MDSEL2 0: Normal mode R W DMA2 transfer mode select bit 1: Ring buffer mode 1 TREQF2 0: Transfer not requested R(Note 1) DMA2 transfer request flag bit 1: Transfer requested 2, 3 REQSL2 00: Software start R W DMA2 transfer request source select bit 01: MJT (output event bus 1) 10: MJT (TIN18S) 11: Extended DMA2 transfer request source select (DMA2 Channel Control Register 1) 4 TENL2 0: Disable transfer R W DMA2 transfer enable bit 1: Enable transfer 5 TSZSL2 0: 16 bits R W DMA2 transfer size select bit 1: 8 bits 6 SADSL2 0: Fixed R W DMA2 source address direction select bit 1: Increment 7 DADSL2 0: Fixed R W DMA2 destination address direction select bit 1: Increment Note 1: Only writing "0" is effective. Writing "1" has no effect; the bit retains the value it had before the write. 9.2 DMAC Related Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |