Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 269 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 269 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 265Page - Renesas Technology Corp 32186 Datasheet HTML 266Page - Renesas Technology Corp 32186 Datasheet HTML 267Page - Renesas Technology Corp 32186 Datasheet HTML 268Page - Renesas Technology Corp 32186 Datasheet HTML 269Page - Renesas Technology Corp 32186 Datasheet HTML 270Page - Renesas Technology Corp 32186 Datasheet HTML 271Page - Renesas Technology Corp 32186 Datasheet HTML 272Page - Renesas Technology Corp 32186 Datasheet HTML 273Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 269 / 1032 page
background image
DMAC
9
9-23
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
9.2 DMAC Related Registers
DMA8 Channel Control Register 1 (DM8CNT1)
<Address: H’0080 0449>
9
1011121314
b15
b8
REQESEL8
00000000
SADBN8
DADBN8
<Upon exiting reset: H’00>
b
Bit Name
Function
R
W
8, 9
SADBN8
00: Bank 0 (A14=0, A15=0)
R
W
Source address bank select bit
01: Bank 1 (A14=0, A15=1)
(Note 1) (Note 2)
10: Settings inhibited
11: Settings inhibited
10, 11
DADBN8
00: Bank 0 (A14=0, A15=0)
R
W
Destination address bank select bit
01: Bank 1 (A14=0, A15=1)
(Note 1) (Note 2)
10: Settings inhibited
11: Settings inhibited
12–15
REQESEL8
0000: CAN1_S0/S31
R
W
Extended DMA8 transfer request source select bit
0001: MJT(TOU0_6irq)
0010: One DMA7 transfer completed
0011: Common 1) MJT (input event bus 1)
0100: Common 2) MJT (input event bus 3)
0101: Common 3) MJT (output event bus 2)
0110: Common 4) MJT (output event bus 3)
0111: Common 5) AD0 conversion completed
1000: Common 6) MJT (TIN0S)
1001: Common 7) MJT (TIO8_udf)
1010: Common 8) MJT (TIN30S)
1011: Common 9) MJT (TIO9_udf)
1100: Common 10) Settings inhibited
1101: DRI (latch event counter_udf)
1110: DRI (DEC3_udf)
1111: Settings inhibited
Note 1: No transfer over the bank is possible. Even when the address is incremented at the breakpoint of the bank and the
source/destination addresses go over the bank, the source address bank select/destination address bank select bits are
not incremented, and the bank head corresponds to the source address/destination address.
Note 2: Because Bank1 does not exist in the 32185, setting Bank1 (A14=0, A15=1) is prohibited.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com