Electronic Components Datasheet Search
  English  ▼

X  

32186 Datasheet(PDF) 272 Page - Renesas Technology Corp

Part # 32186
Description  MCU
PDF  1032 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32186 Datasheet(HTML) 272 Page - Renesas Technology Corp

Back Button 32186 Datasheet HTML 268Page - Renesas Technology Corp 32186 Datasheet HTML 269Page - Renesas Technology Corp 32186 Datasheet HTML 270Page - Renesas Technology Corp 32186 Datasheet HTML 271Page - Renesas Technology Corp 32186 Datasheet HTML 272Page - Renesas Technology Corp 32186 Datasheet HTML 273Page - Renesas Technology Corp 32186 Datasheet HTML 274Page - Renesas Technology Corp 32186 Datasheet HTML 275Page - Renesas Technology Corp 32186 Datasheet HTML 276Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 1032 page
background image
DMAC
9
9-26
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
9.2 DMAC Related Registers
DMA0 Channel Control Register 2 (DM0CNT2)
<Address: H’0080 0481>
DMA1 Channel Control Register 2 (DM1CNT2)
<Address: H’0080 0483>
DMA2 Channel Control Register 2 (DM2CNT2)
<Address: H’0080 0485>
DMA3 Channel Control Register 2 (DM3CNT2)
<Address: H’0080 0487>
DMA4 Channel Control Register 2 (DM4CNT2)
<Address: H’0080 0489>
DMA5 Channel Control Register 2 (DM5CNT2)
<Address: H’0080 0491>
DMA6 Channel Control Register 2 (DM6CNT2)
<Address: H’0080 0493>
DMA7 Channel Control Register 2 (DM7CNT2)
<Address: H’0080 0495>
DMA8 Channel Control Register 2 (DM8CNT2)
<Address: H’0080 0497>
DMA9 Channel Control Register 2 (DM9CNT2)
<Address: H’0080 0499>
9
10
11
12
13
14
b15
b8
0
000000
RINGSEL
SELFEN
0
<Upon exiting reset: H’00>
b
Bit Name
Function
R
W
8
SELFEN
0: Disable self channel transfer
R
W
Self channel transfer selection
1: Enable self channel transfer
9
No function assigned. Fix to "0."
0–
10–15
RINGSEL
00 0000: 32-time ring buffer mode
R
W
Ring buffer select bit
10 0000: 32-time ring buffer mode
11 0000: 16-time ring buffer mode
11 1000: 8-time ring buffer mode
11 1100: 4-time ring buffer mode
11 1110: 2-time ring buffer mode
Settings other than above are inhibited
The DMA Channel Control Register 0 consists of the bits to select DMA transfer mode on each channel,
set the DMA transfer request flag, select the cause or source of DMA request and enable DMA transfer, as
well as those to set the transfer size and the source/destination address directions.
The DMA Channel Control Register 1 consists of the bits to select a source/destination address bank and
the cause or source of extended DMA transfer request on each DMA channel.
The DMA Channel Control Register 2 consists of the bits to enable self channel transfer on each channel
and set the number of transfers in the ring buffer mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com