Electronic Components Datasheet Search
  English  ▼

X  

HD64F7047 Datasheet(PDF) 131 Page - Renesas Technology Corp

Part # HD64F7047
Description  Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
PDF  764 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 131 Page - Renesas Technology Corp

Back Button HD64F7047 Datasheet HTML 127Page - Renesas Technology Corp HD64F7047 Datasheet HTML 128Page - Renesas Technology Corp HD64F7047 Datasheet HTML 129Page - Renesas Technology Corp HD64F7047 Datasheet HTML 130Page - Renesas Technology Corp HD64F7047 Datasheet HTML 131Page - Renesas Technology Corp HD64F7047 Datasheet HTML 132Page - Renesas Technology Corp HD64F7047 Datasheet HTML 133Page - Renesas Technology Corp HD64F7047 Datasheet HTML 134Page - Renesas Technology Corp HD64F7047 Datasheet HTML 135Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 764 page
background image
Rev. 2.00, 09/04, page 91 of 720
6.7
Interrupt Response Time
Table 6.3 lists the interrupt response time, which is the time from the occurrence of an interrupt
request until the interrupt exception processing starts and fetching of the first instruction of the
interrupt service routine begins. Figure 6.5 shows an example of the pipeline operation when an
IRQ interrupt is accepted.
Table 6.3
Interrupt Response Time
Number of States
Item
NMI, Peripheral
Module
IRQ
Remarks
DTC active judgment
0 or 1
1
1 state required for
interrupt signals for which
DTC activation is possible
Interrupt priority judgment
and comparison with SR
mask bits
2
3
Wait for completion of
sequence currently being
executed by CPU
X (
≥ 0)
X (
≥ 0)
The longest sequence is for
interrupt or address-error
exception processing (X =
4 + m1 + m2 + m3 + m4). If
an interrupt-masking
instruction follows,
however, the time may be
even longer.
Time from start of interrupt
exception processing until
fetch of first instruction of
exception service routine
starts
5 + m1 + m2 + m3
5 + m1 + m2 + m3
Performs the saving PC
and SR, and vector
address fetch.
Total: (7 or 8) + m1 +
m2 + m3+X
9 + m1 + m2 +
m3 + X
Minimum:
10
12
0.25 0.3 µs at 40 MHz
Interrupt
response
time
Maximum:
12 + 2 (m1 + m2
+ m3) + m4
13 + 2 (m1 + m2
+ m3) + m4
0.48 µs at 40 MHz*
Note:
*
0.48 µs at 40 MHz is the value in the case that m1 = m2 = m3 = m4 = 1.
m1 to m4 are the number of states needed for the following memory accesses.
m1: SR save (longword write)
m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch first instruction of interrupt service routine



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com