Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 237 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 237 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 233Page - Renesas Technology Corp 7721 Datasheet HTML 234Page - Renesas Technology Corp 7721 Datasheet HTML 235Page - Renesas Technology Corp 7721 Datasheet HTML 236Page - Renesas Technology Corp 7721 Datasheet HTML 237Page - Renesas Technology Corp 7721 Datasheet HTML 238Page - Renesas Technology Corp 7721 Datasheet HTML 239Page - Renesas Technology Corp 7721 Datasheet HTML 240Page - Renesas Technology Corp 7721 Datasheet HTML 241Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 577 page
background image
SERIAL I/O
7721 Group User’s Manual
11–34
11.4 Clock asynchronous serial I/O (UART) mode
11.4.3 Method of transmission
Figure 11.4.3 shows an initial setting example for relevant registers when transmitting.
The difference due to selection of transfer data length (7 bits, 8 bits, or 9 bits) is only that data length.
When selecting a 7- or 8-bit data length, set the transmit data into the low-order byte of the UARTi transmit
buffer register. When selecting a 9-bit data length, set the transmit data into the low-order byte and bit 0
of the high-order byte.
Transmission is started when all of the following conditions (Œ to Ž) are satisfied:
Œ Transmit is enabled (transmit enable bit = “1”).
 Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = “0”).
____
____
Ž The CTSi pin’s input is at “L” level (when the CTS function selected).
____
Note: When the CTS function is not selected, condition Ž is ignored.
____
____
By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and
that of reception can be matched. For details, refer to section “11.4.6 Receive operation.”
When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer
to “CHAPTER 7. INTERRUPTS.”
Figure 11.4.4 shows writing data after start of transmission, and Figure 11.4.5 shows detection of transmit
completion.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com