7906 datasheet(364/531 Pages) RENESAS

364 / 531 page

DEBUG FUNCTION

7906 Group User’s Manual Rev.2.0

17-3

17.2 Block description

17.2.1 Debug control register 0

Figure 17.2.2 shows the structure of the debug control register 0.

(1) Detect condition select bits (bits 0 to 2)

These bits are used to select an occurrence condition for an address matching detection interrupt

request. This condition can be selected from the following:

s Address matching detection 0

An address matching detection interrupt request occurs when the contents of PG and PC match

with the address being set in the address compare register 0 (addresses 6816 to 6A16); (Refer to

section “17.3 Address matching detection mode.”)

s Address matching detection 1

An address matching detection interrupt request occurs when the contents of PG and PC match

with the address being set in the address compare register 1 (addresses 6B16 to 6D16); (Refer to

section “17.3 Address matching detection mode.”)

s Address matching detection 2

An address matching detection interrupt request occurs when the contents of PG and PC match

with the address being set in the address compare register 0 (addresses 6816 to 6A16) or address

compare register 1 (addresses 6B16 to 6D16); (Refer to section “17.3 Address matching detection

mode.”)

s Out-of-address-area detection

An address matching detection interrupt request occurs when the contents of PG and PC are less

than the address being set in the address compare register 0 (addresses 6816 to 6A16) or larger

than the address compare register 1 (addresses 6B16 to 6D16); (Refer to section “17.4 Out-of-

address-area detection mode.”)

Fig. 17.2.2 Structure of debug control register 0

Notes 1: These bits are valid when the detect enable bit (bit 5) = “1.” Therefore, these bits must be set before or simultaneously with

setting of the detect enable bit to “1.”

2: At power-on reset, each bit becomes “0”; at hardware reset or software reset, each bit retains the value immediately

before reset.

Bit name

Bit

Debug control register 0 (Address 6616)

Function

Detect condition select bits

(Note 1)

Fix these bits to “00.”

Detect enable bit

Fix this bit to “0.”

The value is “1” at reading.

—

b7 b6 b5 b4 b3 b2 b1 b0

0 0 0 : Do not select.

0 0 1 : Address matching detection 0

0 1 0 : Address matching detection 1

0 1 1 : Address matching detection 2

1 0 0 : Do not select.

1 0 1 : Out-of-address-area detection

1 1 0 :

1 1 1 :

b2 b1 b0

0 : Detection disabled.

1 : Detection enabled.

(Note 2)

Do not select.

00 0

At reset

R/W

7906 Datasheet(PDF) 364 Page - Renesas Technology Corp

7906 Datasheet(HTML) 364 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL