32172 datasheet(49/875 Pages) RENESAS

49 / 875 page

2-4

Rev.1.0

CPU

2.3 Control Registers

2.3.1 Processor Status Word Register: PSW (CR0)

The Processor Status Word Register (PSW) is used to indicate the status of the M32R. It consists

of a regularly used PSW field and a special BPSW field which is used to save the PSW field when

an EIT occurs.

The PSW field consists of several bits labeled Stack Mode (SM), Interrupt Enable (IE), and

Condition bit (C). The BPSW field consists of backup bits of the foregoing, i.e., Backup SM bit

(BSM), Backup IE bit (BIE), and Backup C bit (BC).

Bit Name

Function

Initial

BSM (Backup SM)

Holds the value of SM bit when EIT

Indeterminate

is accepted.

BIE (Backup IE)

Holds the value of IE bit when EIT

Indeterminate

is accepted.

BC (Backup C)

Holds the value of C bit when EIT

Indeterminate

is accepted.

SM (Stack Mode)

0: Interrupt stack pointer is used.

1: User stack pointer is used.

IE (Interrupt Enable)

0: No interrupt is accepted.

1: Interrupt is accepted.

C (Condition bit)

Depending on instruction execution, it indicates

whether operation resulted in a carry, borrow, or overflow.

Note 1: "Initial" shows the state immediately after reset, R = O means the register is readable,

W = O means the register is writable.

Note 2: For changes of the state of each bit when an EIT event occurs, refer to Chapter 4, "EIT.”

(Note 1)

16 17

23 24 25

31(LSB)

0(MSB)

BSM

BIE

PSW

BPSW field

PSW field

32172 Datasheet(PDF) 49 Page - Renesas Technology Corp

32172 Datasheet(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL