LPC3131 datasheet(17/68 Pages) NXP

17 / 68 page

LPC3130_3131_1

Preliminary data sheet

Rev. 1 — 9 February 2009

17 of 68

NXP Semiconductors

LPC3130/3131

Low-cost, low-power ARM926EJ-S microcontrollers

– extended wait

• One chip select for synchronous memory and two chip selects for static memory

devices.

• Power-saving modes.

• Dynamic memory self-refresh mode supported.

• Controller support for 2 k, 4 k, and 8 k row address synchronous memory parts.

• Support for all AHB burst types.

• Little and big-endian support.

• Support for the External Bus Interface (EBI) that enables the memory controller pads

to be shared.

6.6 External Bus Interface (EBI)

The EBI module acts as multiplexer with arbitration between the NAND ﬂash and the

SDRAM/SRAM memory modules connected externally through the MPMC.

The main purpose for using the EBI module is to save external pins. However only data

and address pins are multiplexed. Control signals towards and from the external memory

devices are not multiplexed.

6.7 Internal ROM Memory

The internal ROM memory is used to store the boot code of the LPC3130/3131. After a

reset, the ARM processor will start its code execution from this memory.

The LPC3130/3131 ROM memory has the following features:

• Supports booting from SPI ﬂash, NAND ﬂash, SD/SDHC/MMC cards, UART, and

USB (DFU class) interfaces.

• Supports option to perform CRC32 checking on the boot image.

• Supports booting from managed NAND devices such as moviNAND, iNAND,

eMMC-NAND and eSD-NAND using SD/MMC boot mode.

• Contains pre-deﬁned MMU table (16 kB) for simple systems.

The boot ROM determines the boot mode based on reset state of GPIO0, GPIO1, and

GPIO2 pins. Table 8 shows the various boot modes supported on the LPC3130/3131:

Table 7.

Memory map of the external SRAM/SDRAM memory modules

Module

Maximum address space

Data width

Device size

External SRAM0

0x2000 0000

0x2000 FFFF

8 bit

64 kB

0x2000 0000

0x2001 FFFF

16 bit

128 kB

External SRAM1

0x2002 0000

0x2002 FFFF

8 bit

64 kB

0x2002 0000

0x2003 FFFF

16 bit

128 kB

External SDRAM0 0x3000 0000

0x37FF FFFF

16 bit

128 MB

LPC3131 Datasheet(PDF) 17 Page - NXP Semiconductors

LPC3131 Datasheet(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL