Electronic Components Datasheet Search
  English  ▼

X  

LPC3131 Datasheet(PDF) 23 Page - NXP Semiconductors

Part # LPC3131
Description  Low-cost, low-power ARM926EJ-S MCUs with high-speed USB 2.0 OTG, SD/MMC, and NAND flash controller
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC3131 Datasheet(HTML) 23 Page - NXP Semiconductors

Back Button LPC3131 Datasheet HTML 19Page - NXP Semiconductors LPC3131 Datasheet HTML 20Page - NXP Semiconductors LPC3131 Datasheet HTML 21Page - NXP Semiconductors LPC3131 Datasheet HTML 22Page - NXP Semiconductors LPC3131 Datasheet HTML 23Page - NXP Semiconductors LPC3131 Datasheet HTML 24Page - NXP Semiconductors LPC3131 Datasheet HTML 25Page - NXP Semiconductors LPC3131 Datasheet HTML 26Page - NXP Semiconductors LPC3131 Datasheet HTML 27Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 68 page
background image
LPC3130_3131_1
© NXP B.V. 2009. All rights reserved.
Preliminary data sheet
Rev. 1 — 9 February 2009
23 of 68
NXP Semiconductors
LPC3130/3131
Low-cost, low-power ARM926EJ-S microcontrollers
• Supports all combinations of 32-bit masters and slaves (fully connected interconnect
matrix).
• Round-robin priority mechanism for bus arbitration: all masters have the same priority
and get bus access in their natural order
• Four devices on a master port (listed in their natural order for bus arbitration):
– DMA
– ARM926 instruction port
– ARM926 data port
– USB OTG
• Devices on a slave port (some ports are shared between multiple devices):
– AHB to APB Bridge 0
– AHB to APB Bridge 1
– AHB to APB Bridge 2
– AHB to APB Bridge 3
– AHB to APB Bridge 4
– Interrupt Controller
– NAND flash controller
– MCI SD/SDIO
– USB 2.0 high-speed OTG
– 96 kB ISRAM
– 96 kB ISRAM (LPC3131 only)
– 128 kB ROM
– MPMC
6.14 APB bridge
The APB bridge is a bus bridge between the AMBA Advanced High-performance Bus
(AHB) and the ARM Peripheral Bus (APB) interface.
The module supports two different architectures:
• Single-clock architecture, synchronous bridge. The same clock is used at the AHB
side and at the APB side of the bridge. The AHB-to-APB4 bridge uses this
architecture.
• Dual-clock architecture, asynchronous bridge. Different clocks are used at the AHB
side and at the APB side of the bridge. The AHB-to-APB0, AHB-to-APB1,
AHB-to-APB2, and AHB-to-APB3 bridges use this architecture.
6.15 Clock Generation Unit (CGU)
The clock generation unit generates all clock signals in the system and controls the reset
signals for all modules. The structure of the CGU is shown in Figure 6. Each output clock
generated by the CGU belongs to one of the domains. Each clock domain is fed by a
single base clock that originates from one of the available clock sources. Within a clock
domain, fractional dividers are available to divide the base clock to a lower frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com