ADT7467ARQZ-R7 datasheet(65/77 Pages) ONSEMI

65 / 77 page

ADT7467

Rev. 3 | Page 65 of 77 | www.onsemi.com

Table 26. Register 0x40—Configuration Register 1 (Power-On Default = 0x01)1

Bit

Name

R/W

Description

<0>

STRT

Read/write

Logic 1 enables monitoring and PWM control outputs based on the limit settings programmed.

Logic 0 disables monitoring and PWM control based on the default power-up limit settings.

Note that the limit values programmed are preserved even if a Logic 0 is written to this bit and the default

settings are enabled. This bit becomes a read-only bit and cannot be changed once Bit 1 (LOCK bit) has been

written. All limit registers should be programmed by BIOS before setting this bit to 1. (Lockable)

<1>

LOCK

Write once

Logic 1 locks all limit values to their current settings. Once this bit is set, all lockable registers become read-

only registers and cannot be modified until the ADT7467 is powered down and powered up again. This

prevents rogue programs such as viruses from modifying critical system limit settings. (Lockable)

<2>

RDY

Read only

This bit is only set to 1 by the ADT7467 to indicate that the device is fully powered up and ready to begin

system monitoring.

<3>

FSPD

Read/write

When set to 1, this bit runs all fans at full speed. Power-on default = 0. This bit cannot be locked at any time.

<4>

VxI

Read/write

BIOS should set this bit to a 1 when the ADT7467 is configured to measure current from an ADI ADOPT™ VRM

controller and to measure the CPU’s core voltage. This bit allows monitoring software to display the watts

used by the CPU. (Lockable)

<5>

FSPDIS

Read/write

Logic 1 disables fan spin-up for two TACH pulses, and the PWM outputs go high for the entire fan spin-up

timeout selected.

<6>

TODIS

Read/write

When this bit is set to 1, the SMBus timeout feature is disabled. This allows the ADT7467 to be used with

SMBus controllers that cannot handle SMBus timeouts. (Lockable)

<7>

VCC

Read/write

When this bit is set to 1, the ADT7467 rescales its VCC pin to measure 5 V supply. If this bit is 0, the ADT7467

measures VCC as a 3.3 V supply. (Lockable)

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

Table 27. Register 0x41—Interrupt Status Register 1 (Power-On Default = 0x00)

Bit

Name

R/W

Description

<1>

VCCP

Read only

VCCP = 1 indicates that the VCCP high or low limit has been exceeded. This bit is cleared upon a read of the

status register if the error condition has subsided.

<2>

VCC

Read only

VCC = 1 indicates that the VCC high or low limit has been exceeded. This bit is cleared upon a read of the status

<4>

R1T

Read only

R1T = 1 indicates that the Remote 1 low or high temperature has been exceeded. This bit is cleared upon a

read of the status register if the error condition has subsided.

<5>

Read only

LT = 1 indicates that the local low or high temperature has been exceeded. This bit is cleared upon a read of

the status register if the error condition has subsided.

<6>

R2T

Read only

R2T = 1 indicates that the Remote 2 low or high temperature has been exceeded. This bit is cleared upon a

read of the status register if the error condition has subsided.

<7>

OOL

Read only

OOL = 1 indicates that an out-of-limit event has been latched in Status Register 2. This bit is a logical OR of all

status bits in Status Register 2. Software can test this bit in isolation to determine whether any of the voltage,

temperature, or fan speed readings represented by Status Register 2 are out of limit, which eliminates the

need to read Status Register 2 at every interrupt or in every polling cycle.

ADT7467ARQZ-R7 Datasheet(PDF) 65 Page - ON Semiconductor

ADT7467ARQZ-R7 Datasheet(HTML) 65 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL