ADT7467ARQZ-R7 datasheet(75/77 Pages) ONSEMI

75 / 77 page

ADT7467

Rev. 3 | Page 75 of 77 | www.onsemi.com

Table 60. Register 0x7D—Configuration Register 4 (Power-On Default = 0x00)

Bit

Name

R/W1

Description

<1:0>

Pin 9 Func

Read/write

These bits set the functionality of Pin 9.

00 = TACH4 (default).

01 = bidirectional THERM.

10 = SMBALERT.

11 = GPIO.

<3:2>

AINL

Read/write

These two bits define the input threshold for 2-wire fan speed measurements (low frequency mode

only).

00 = ±20 mV.

01 = ±40 mV.

10 = ±80 mV.

11 = ±130 mV.

<4>

RES

Unused.

<5>

BpAtt VCCP

Bypass VCCP attenuator. When set, the measurement scale for this channel changes from 0 V (0x00) to

2.2965 V (0xFF).

<6:7>

RES

Unused.

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

Table 61. Register 0x7E—Manufacturer’s Test Register 1 (Power-On Default = 0x00)

Bit

Name

R/W

Description

<7:0>

Reserved

Read only

Manufacturer’s test register. These bits are reserved for the manufacturer’s testing purposes and

should not be written to under normal operation.

Table 62. Register 0x7F—Manufacturer’s Test Register 2 (Power-On Default = 0x00)

Bit

Name

R/W

Description

<7:0>

Reserved

Read only

Manufacturer’s test register. These bits are reserved for the manufacturer’s testing purposes and

should not be written to under normal operation.

ADT7467ARQZ-R7 Datasheet(PDF) 75 Page - ON Semiconductor

ADT7467ARQZ-R7 Datasheet(HTML) 75 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL