ADT7467ARQZ-R7 datasheet(72/77 Pages) ONSEMI

72 / 77 page

ADT7467

Rev. 3 | Page 72 of 77 | www.onsemi.com

Table 47. Register 0x70—Remote 1 Temperature Offset (Power-On Default = 0x00)

Bit

R/W1

Description

<7:0>

Read/write

Allows a twos complement offset value to be automatically added to or subtracted from the Remote 1 temperature

reading. This is to compensate for any inherent system offsets such as PCB trace resistance. LSB value = 0.5°C.

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

Table 48. Register 0x71—Local Temperature Offset (Power-On Default = 0x00)

Bit

R/W1

Description

<7:0>

Read/write

Allows a twos complement offset value to be automatically added to or subtracted from the local temperature reading. LSB value =

0.5°C.

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

Table 49. Register 0x72—Remote 2 Temperature Offset (Power-On Default = 0x00)

Bit

R/W1

Description

<7:0>

Read/write

Allows a twos complement offset value to be automatically added to or subtracted from the Remote 2 temperature reading. This is

to compensate for any inherent system offsets such as PCB trace resistance. LSB value = 0.5°C.

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

Table 50. Register 0x73—Configuration Register 2 (Power-On Default = 0x00)

Bit

Name

R/W1

Description

<0>

AIN1

Read/write

AIN1 = 0, speed of 3-wire fans measured using the TACH output from the fan.

AIN1 = 1, Pin 6 is reconfigured to measure the speed of 2-wire fans using an external sensing

resistor and coupling capacitor. AIN voltage threshold is set via Configuration Register 4

(0x7D). Only relevant in low frequency mode.

<1>

AIN2

Read/write

AIN2 = 0, speed of 3-wire fans measured using the TACH output from the fan.

AIN2 = 1, Pin 7 is reconfigured to measure the speed of 2-wire fans using an external sensing

resistor and coupling capacitor. AIN voltage threshold is set via Configuration Register 4

(0x7D). Only relevant in low frequency mode.

<2>

AIN3

Read/write

AIN3 = 0, speed of 3-wire fans measured using the TACH output from the fan.

AIN3 = 1, Pin 4 is reconfigured to measure the speed of 2-wire fans using an external sensing

resistor and coupling capacitor. AIN voltage threshold is set via Configuration Register 4

(0x7D). Only relevant in low frequency mode.

<3>

AIN4

Read/write

AIN4 = 0, speed of 3-wire fans measured using the TACH output from the fan.

AIN4 = 1, Pin 9 is reconfigured to measure the speed of 2-wire fans using an external sensing

resistor and coupling capacitor. AIN voltage threshold is set via Configuration Register 4

(0x7D). Only relevant in low frequency mode.

<4>

AVG

Read/write

AVG = 1, averaging on the temperature and voltage measurements is turned off. This allows

measurements on each channel to be made much faster.

<5>

ATTN

Read/write

ATTN = 1, the ADT7467 removes the attenuators from the VCCP input. The VCCP input can be

used for other functions such as connecting external sensors.

<6>

CONV

Read/write

CONV = 1, the ADT7467 is put into a single-channel ADC conversion mode. In this mode, the

ADT7467 can be set to read continuously from one input only, for example, Remote 1

temperature. The appropriate ADC channel is selected by writing to bits <7:5> of the TACH1

minimum high byte register (0x55).

Bits <7:5>, Register 0x55

000

Reserved

001

VCCP

010

VCC (3.3 V)

011

Reserved

100

Reserved

101

Remote 1 temperature

110

Local temperature

111

Remote 2 temperature

<7>

SHDN

Read/write

SHDN = 1, ADT7467 goes into shutdown mode. All PWM outputs assert low (or high

depending on the state of the INV bit) to switch off all fans. The PWM current duty cycle

registers read 0x00 to indicate that the fans are not being driven.

1 This register becomes a read-only register when the Configuration Register 1 LOCK bit is set to 1. Any subsequent attempts to write to this register fail.

ADT7467ARQZ-R7 Datasheet(PDF) 72 Page - ON Semiconductor

ADT7467ARQZ-R7 Datasheet(HTML) 72 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL