Electronic Components Datasheet Search
  English  ▼

X  

ADT7467ARQZ-R7 Datasheet(PDF) 25 Page - ON Semiconductor

Part # ADT7467ARQZ-R7
Description  dBCool Remote Thermal Monitor and Fan Controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADT7467ARQZ-R7 Datasheet(HTML) 25 Page - ON Semiconductor

Back Button ADT7467ARQZ-R7 Datasheet HTML 21Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 22Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 23Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 24Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 25Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 26Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 27Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 28Page - ON Semiconductor ADT7467ARQZ-R7 Datasheet HTML 29Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 77 page
background image
ADT7467
Rev. 3 | Page 25 of 77 | www.onsemi.com
Generating SMBALERT Interrupts
From THERM Timer Events
The ADT7467 can generate SMBALERTs when a programma-
ble THERM timer limit has been exceeded. This allows the
system designer to ignore brief, infrequent THERM assertions
while capturing longer THERM timer events. Register 0x7A is
the THERM timer limit register. This 8-bit register allows a
limit from 0 sec (first THERM assertion) to 5.825 sec to be set
before an SMBALERT is generated. The THERM timer value is
compared with the contents of the THERM timer limit register.
If the THERM timer value exceeds the THERM timer limit,
the F4P bit (Bit 5) of Interrupt Status Register 2 is set and an
SMBALERT is generated. Note that the F4P bit (Bit 5) of Interrupt
Mask Register 2 (0x75) masks SMBALERT if this bit is set to 1;
however, the F4P bit of Interrupt Status Register 2 remains set if
the THERM timer limit is exceeded.
Figure 32 is a functional block diagram of the THERM timer,
limit, and associated circuitry. Writing a value of 0x00 to the
THERM timer limit register (0x7A) causes SMBALERT to be
generated upon the first THERM assertion. A THERM timer
limit value of 0x01 generates an SMBALERT once cumulative
THERM assertions exceed 45.52 ms.
22.76ms
45.52ms
91.04ms
182.08ms
364.16ms
728.32ms
1.457s
2.914s
IN
OUT
RESET
LATCH
CLEARED
ON READ
F4P BIT (BIT 5)
INTERRUPT MASK REGISTER 2
(REG. 0x75)
1 = MASK
F4P BIT (BIT 5)
STATUS REGISTER 2
COMPARATOR
22.76ms
45.52ms
91.04ms
182.08ms
364.16ms
728.32ms
1.457s
2.914s
7
6
5
4
3
2
1
0
7 6 543 2 10
THERM LIMIT
(REG. 0x7A)
THERM TIMER
(REG. 0x79)
THERM TIMER CLEARED ON READ
SMBALERT
THERM
Figure 32. Functional Block Diagram of THERM Monitoring Circuitry



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com