Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADT7490ARQZ-R7 Datasheet(PDF) 5 Page - ON Semiconductor

Part # ADT7490ARQZ-R7
Description  dBCool Remote Thermal Monitor and Fan Controller with PECI Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADT7490ARQZ-R7 Datasheet(HTML) 5 Page - ON Semiconductor

  ADT7490ARQZ-R7 Datasheet HTML 1Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 2Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 3Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 4Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 5Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 6Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 7Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 8Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 75 page
background image
ADT7490
http://onsemi.com
5
ELECTRICAL CHARACTERISTICS TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted. (Note 1)
Parameter
Unit
Max
Typ
Min
Conditions
Digital I/O (PECI Pin) (Note 2)
VTT, Supply Voltage
0.95
1.26
V
Input High Voltage , VIH
0.55 x VTT
(Note 3)
V
Input Low Voltage, VIL
0.5 x VTT
(Note 3)
V
Hysteresis (Note 2)
Hysteresis between input switching
levels
0.1 x VTT
(Note 3)
mV
High Level Output Source Current,
ISOURCE
VOH = 0.75 x VTT
6.0
mA
Low Level Output Sink Current, ISINK
VOL = 0.25 x VTT
0.5
1.0
mA
Signal Noise Immunity, VNOISE
Noise glitches from 10 MHz to
100 MHz, width up to 50 ns
300
mV
p−p
Digital Input Logic Levels (TACH1 to TACH3)
Input High Voltage, VIH
Maximum input voltage
2.0
5.5
V
Input Low Voltage, VIL
Minimum input voltage
−0.3
0.8
V
Hysteresis
0.5
V p−p
Digital Input Logic Levels (THERM)
Input High Voltage, VIH
0.75 x VCCP
V
Input Low Voltage, VIL
0.4
V
Digital Input Current
Input High Current, IIH
VIN = VCC
±1
mA
Input Low Current, IIL
VIN = 0
±1
mA
Input Capacitance, CIN
5.0
pF
Serial Bus Timing (Note 2)
(See Figure 2)
Clock Frequency, fSCLK
10
400
kHz
Glitch Immunity, tSW
50
ns
Bus Free Time, tBUF
4.7
ms
SCL Low Time, tLOW
4.7
ms
SCL High Time, tHIGH
4.0
50
ms
SCL, SDA Rise Time, tr
1000
ns
SCL, SDA Fall Time, tf
300
ms
Data Setup Time, tSU;DAT
250
ns
Detect Clock Low Timeout, tTIMEOUT
Can be optionally disabled
15
35
ms
1. All voltages are measured with respect to GND, unless otherwise specified. Typical voltages are TA = 25°C and represent a parametric norm.
Logic inputs accept input high voltages up to VMAX, even when the device is operating down to VMIN. Timing specifications are tested at logic
levels of VIL = 0.8 V for a falling edge, and VIH = 2.0 V for a rising edge.
2. Guaranteed by design, not production tested.
3. VTT is the voltage input on Pin 8. The VTT voltage is determined by the processor installed on the system.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com