Electronic Components Datasheet Search
  English  ▼

X  

ADT7490ARQZ-R7 Datasheet(PDF) 57 Page - ON Semiconductor

Part # ADT7490ARQZ-R7
Description  dBCool Remote Thermal Monitor and Fan Controller with PECI Interface
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ADT7490ARQZ-R7 Datasheet(HTML) 57 Page - ON Semiconductor

Back Button ADT7490ARQZ-R7 Datasheet HTML 53Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 54Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 55Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 56Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 57Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 58Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 59Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 60Page - ON Semiconductor ADT7490ARQZ-R7 Datasheet HTML 61Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 75 page
background image
ADT7490
http://onsemi.com
57
Table 47. Register 0x5C, Register 0x5D, and Register 0x5E — PWM1, PWM2, and PWM3 Configuration Registers
(Power−On Default = 0x62)
Bit No.
Mnemonic
R/W (Note 1)
Description
[2:0]
SPIN
R/W
These bits control the startup timeout for PWMx. The PWM output stays high until two valid
TACH rising edges are seen from the fan. If there is not a valid TACH signal during the fan
TACH measurement directly after the fan startup timeout period, the TACH measurement reads
0xFFFF and Interrupt Status Register 2 reflects the fan fault. If the TACH minimum high and
low bytes contain 0xFFFF or 0x0000, then the Interrupt Status Register 2 bit is not set, even if
the fan has not started.
Bit Code
Startup Time
000
001
010
011
100
101
110
111
No startup timeout
100 ms
250 ms (default)
400 ms
667 ms
1 sec
2 sec
4 sec
[3]
ALT
R/W
Use alternative behavior setting options in Bits [7:5] below for PWMx by setting this bit to 1.
Default = 0.
[4]
INV
R/W
This bit inverts the PWM output. The default is 0, which corresponds to a logic high output for
100% duty cycle. Setting this bit to 1 inverts the PWM output, so a 100% duty cycle
corresponds to a logic low output.
[7:5]
BHVR
(Note 2)
R/W
These bits assign each fan to a particular temperature sensor for localized cooling. Setting Bit 3
to Logic 1 in this register chooses whether the default of alternative behavior option is selected.
Default Behavior Bits
Alternative Behavior Bits (Note 2)
000 = Remote 1 temperature controls
PWMx (automatic fan control mode).
000 = PECI0 reading controls PWMx
(automatic fan control mode).
001 = Local temperature controls PWMx
(automatic fan control mode).
001 = PECI1 reading controls PWMx
(automatic fan control mode).
010 = Remote 2 temperature controls
PWMx (automatic fan control mode).
010 = PECI2 reading controls PWMx
(automatic fan control mode).
011 = PWMx runs full speed (default).
011 = PECI3 reading controls PWMx
(automatic fan control mode).
100 = PWMx disabled.
100 = Reserved. If selected, fans run at 100%
duty cycle.
101 = Fastest speed calculated by local
and Remote 2 temperature controls PWMx.
101 = Fastest of all four PECI channels. Fastest
speed calculated by all four PECI readings.
110 = Fastest speed calculated by all three
temperature channel controls PWMx.
110 = Reserved. If selected, fans run at 100%
duty cycle.
111 = Manual mode. PWM duty cycle
registers (Register 0x30 to Register 0x32)
become writable.
111 = Fastest speed calculated by all of the
thermal zones (Local, Remote 1, Remote 2,
and PECI temperatures).
1. This register becomes read-only when the Configuration Register 1 (0x40) LOCK bit is set to 1. Any subsequent attempts to write to this
register fail.
2. When REPLACE mode is selected, (Register 0x36, Bit 4 set to 1) PWM1 is automatically configured for the alternative behavior setting.
Register 0x36, Bits [7:5] should be set to 000 only.
Table 48. Temperature TRANGE/PWM Frequency Registers
Register Address
R/W (Note 1)
Description
Power−On Default
0x5F
R/W
Remote 1 TRANGE/PWM1 frequency.
0xC4
0x60
R/W
Local TRANGE/PWM2 frequency.
0xC4
0x61
R/W
Remote 2 TRANGE/PWM3 frequency.
0xC4
1. These registers become read-only when the Configuration Register 1 (0x40) LOCK bit is set. Any further attempts to write to these registers
have no effect.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com