Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 969 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 969 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 965Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 966Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 967Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 968Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 969Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 970Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 971Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 972Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 973Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 969 / 976 page
background image
Flash Characteristics
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
891
Figure A-15 shows timing for the values in Table A-34 and Table A-35.
Figure A-15. I2C Input/Output Timings
A.18
Flash Characteristics
NOTE
Unless otherwise noted the abbreviation NVM (Non-Volatile Memory) is
used for both the Flash Main Array and the Shadow Block.
Table A-35. I2C Output Timing Specifications between SCL and SDA
Num
C
Rating
Min
Typ
Max
Units
AA11
1. Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum
frequency (IFDR = $20) results in minimum output timings as shown in Table A-35. The I2C interface is
designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual
position is affected by the prescale and division values programmed into the IFDR; however, the numbers
given in Table A-35 are minimum values.
D Start condition hold time
6
—
—
tPERIPH
2
2. tPERIPH = 1/fPERIPH. See parameter C8.
AA2 1
D Clock low period
10
—
—
tPERIPH
2
AA3 3
3. Because SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the
time SCL or SDA take to reach a high level depends on external signal capacitance and pull-up resistor
values.
D SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V)
—
—
3
nµs
AA4 1
D Data hold time
7
—
—
tPERIPH
2
AA5 4
4. Specified at a nominal 50-pF load.
D SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
—
3
ns
AA6 1
D Clock high time
10
—
—
tPERIPH
2
AA7 1
D Data setup time
2
—
—
tPERIPH
2
AA8 1
D Start condition setup time (for repeated start
condition only)
20
—
—
tPERIPH
2
AA9 1
D Stop condition setup time
10
—
—
tPERIPH
2
SCL
AA2
AA6
AA1
AA4
AA5
AA7
AA8
AA3
AA9
SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com