Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 967 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 967 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 963Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 964Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 965Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 966Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 967Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 968Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 969Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 970Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 971Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 967 / 976 page
background image
Analog-to-Digital Converter Characteristics
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
889
A.16.3
ATD Timing Specifications
Table A-32. ATD Timing Specifications
Num C
Parameter
Symbol
Min
Typ
Max
Unit
Y1
D ATD Module Clock Frequency
fMODCLK
fSYS
1 (min)
1. tSYS = 1/fSYS. See parameter C7.
—fSYS
1 (max)
MHz
Y2
D ATD Conversion Clock
Frequency
fATDCLK
0.5
—
12
MHz
Y3
D ATD 12-bit Conversion Time for
Single-ended Conversions
Without Pre-discharge2
2. The conversion time consists of the sampling time (minimum 2, maximum 128), the time to convert the sampled voltage, the
result adjustment and the time needed for internal processing
tCONV12
17.5 x tATDCLK +
2 x tSYS
or3
17 x tATDCLK +
7 x tSYS
3. For the min value, use whichever total time is shorter
—
143.5 x tATDCLK +
2 x tSYS
or4
143 x tATDCLK +
7 x tSYS
4. For the max value, use whichever total time is longer
μs
Table A-33. ATD External Trigger Timing Specifications
Num
C
Rating
Symbol
Min
Typ
Max
Unit
Z1
D ETRIG Minimum Period
TPERIOD
——
4
tSYS
1
1. tSYS = 1/fSYS. See parameter C7.
Z2
D ETRIG Minimum Pulse Width
tPW
2—
—
tSYS
1
Z3
D ETRIG Level Recovery2
2. Time prior to end of conversion that the ETRIG pin must be deactivated so that another conversion sequence does not start.
tLR
2—
—
tSYS
1
Z4
D Conversion Start Delay
tDLY
——
4
tSYS
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com