Electronic Components Datasheet Search
  English  ▼

X  

FS6131 Datasheet(PDF) 41 Page - ON Semiconductor

Part # FS6131
Description  Programmable Line Lock Clock Generator IC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FS6131 Datasheet(HTML) 41 Page - ON Semiconductor

Back Button FS6131 Datasheet HTML 36Page - ON Semiconductor FS6131 Datasheet HTML 37Page - ON Semiconductor FS6131 Datasheet HTML 38Page - ON Semiconductor FS6131 Datasheet HTML 39Page - ON Semiconductor FS6131 Datasheet HTML 40Page - ON Semiconductor FS6131 Datasheet HTML 41Page - ON Semiconductor FS6131 Datasheet HTML 42Page - ON Semiconductor FS6131 Datasheet HTML 43Page - ON Semiconductor FS6131 Datasheet HTML 44Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 41 / 44 page
background image
FS6131
The output clock frequency is calculated as
MHz
0
.
12
800
kHz
15
=
×
=
CLK
f
For best performance, program the post divider (NPx) modulus to allow the VCO to operate at a nominal frequency that is at least
70MHz but less than 230MHz. The VCO frequency (fVCO) can be calculated by
Px
CLK
VCO
N
f
f
=
Selecting the post divider modulus of NPx=6 is a reasonable solution, although there are a number of values that will work. Try to keep
5000
<
×
Px
F
N
N
to avoid divider values from becoming too large. The settings place the VCO frequency at about 72MHz.
Calculate the ideal charge pump current (Ipump) as
VCO
lf
lf
Px
F
HSYNC
pump
A
C
R
N
N
kHz
f
I
2
2
15
×
=
where Rlf is the external loop filter series resistor, Clf is the external loop filter series capacitor and AVCO is the VCO gain. The VCO gain is
either
AVCO=125MHz/V if the high range is selected, or
AVCO=75MHz/V if the low range is selected.
See Table 15 for more information on the VCO range. With fhsync=15kHz, Clf=0.015mF, Rlf=15kW, NF=800, NPx=6, and AVCO=125MHz/V,
the charge pump current is 24mA. A 220pF cap across the entire loop filter is also helpful.
14.2 Example Programming
To generate 800 pixel clocks between HSYNC pulses occurring on the line reference signal every 15kHz, program the following (refer
to Figure 26):
• Clear the OSCTYPE bit to 0
• Turn off the crystal oscillator via XLROM=7
• Set the PFD inputs to select the REF and FBK pins via PDREF=1 and PDFBK=1
• Set NP1=2, NP2=3 and NP3=1 for a combined post divider modulus of NPx=6 via POST1[1:0], POST2[1:0] and POST3[1:0].
• Select the external loop filter via EXTLF=1
• Set XLVTEN=0 and XLPDEN=1 to disable the VCXO fine tune and the crystal loop phase frequency detector
• Set VCOSPD=1 to select the VCO low speed range
• Set MLCP[1:0] to 3 to select the 32mA range
The output clock frequency fCLK is 12MHz, with an internal VCO frequency of 72MHz. Note that the crystal loop was unused in this
application.
Rev. 4 | Page 41 of 44 | www.onsemi.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com