| Electronic Components Datasheet Search |
|
WM8961 Datasheet(PDF) 61 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8961 Datasheet(HTML) 61 Page - Wolfson Microelectronics plc |
|
61 / 116 page ![]() WM8961 Pre-Production w PP, August 2009, Rev 3.1 61 In DSP mode, the left channel MSB is available on either the 1 st (DSP mode B) or 2nd (DSP mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In device master mode, the LRC output will resemble the frame pulse shown in Figure 34 and Figure 35. In device slave mode, Figure 36 and Figure 37, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse. Figure 34 DSP Mode Audio Interface (mode A, LRP=0, Master) Figure 35 DSP Mode Audio Interface (mode B, LRP=1, Master) Figure 36 DSP Mode Audio Interface (mode A, LRP=0, Slave) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |