Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8961 Datasheet(PDF) 93 Page - Wolfson Microelectronics plc

Part # WM8961
Description  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961 Datasheet(HTML) 93 Page - Wolfson Microelectronics plc

Back Button WM8961 Datasheet HTML 89Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 90Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 91Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 92Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 93Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 94Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 95Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 96Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 97Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
93
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R30 (1Eh)
Clocking 3
8:7
CLK_TO_DIV[1:0]
00
Timeout/slow clock divider setting
00 : 125Hz
01 : 250Hz
10 : 500Hz
11 : 1kHz
6:1
CLK_256K_DIV[5:0]
10_1111
256kHz clock divider setting
000000 : SYSCLK/1
000001 : SYSCLK/2
…
101111 : SYSCLK/48 (default)
…
111110 : SYSCLK/63
111111 : SYSCLK/64
0
MANUAL_MODE
1
Manual clock configuration Enable
0 = When low, use SAMPLE_RATE & CLK_SYS_RATE to allow
automatic configuration of system clock dividers. Excludes master
mode audio interface clocks.
1 = manual configuration of system clock dividers.
Register 1Eh Clocking 3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R32 (20h)
ADCL signal
path
5:4
LMICBOOST[1:0]
00
Left microphone boost control
00 : 0dB
01 : 13dB
10 : 20dB
11 : 29dB
Register 20h ADCL signal path
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R33 (21h)
ADCR signal
path
5:4
RMICBOOST[1:0]
00
Right microphone boost control
00 : 0dB
01 : 13dB
10 : 20dB
11 : 29dB
Register 21h ADCR signal path
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R40 (28h)
LOUT2
volume
8
SPKVU
0
Speaker PGA volume update
7
SPKLZC
0
Left Speaker PGA zero cross enable
6:0
SPKLVOL[6:0]
000_0000
Left Speaker output PGA gain, 1dB steps
0000000 to 0101111 : Mute
0110000 : -73dB
…
1111001 : 0dB
…
1111111 : +6dB
Register 28h LOUT2 volume



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com