AD1843JS datasheet(42/64 Pages) AD

42 / 64 page

REV. 0

–42–

AD1843

Address 20

Clock Generator 2 Control—Sample Rate

Data 15

Data 14

Data 13

Data 12

Data 11

Data 10

Data 9

Data 8

C2C15

C2C14

C2C13

C2C12

C2C11

C2C10

C2C9

C2C8

Data 7

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 0

C2C7

C2C6

C2C5

C2C4

C2C3

C2C2

C2C1

C2C0

C2C15:0

Clock Generator 2 Conversion (Sample) Rate Select. Defines the conversion rate produced by Clock Generator 2 when

not referenced to the SYNC2 pin (Control Register Address 19 Bit 15 [C2REF]). One LSB represents exactly one Hertz,

assuming a 24.576 MHz clock input on the XTALI pin. Usable range is 4 kHz (0x0FA0) to 54 kHz (0xD2F0).

Initial default state after reset: 1011 1011 1000 0000 (BB80 hex), which is 48 kHz, assuming a 24.576 MHz clock in-

put on the XTALI pin. Cleared to default and cannot be written to when: the RESET pin is asserted LO; or when

the PWRDWN pin is asserted LO.

Address 21

Clock Generator 2 Control—Sample Phase Shift

Data 15

Data 14

Data 13

Data 12

Data 11

Data 10

Data 9

Data 8

res

C2PD

Data 7

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 0

C2P7

C2P6

C2P5

C2P4

C2P3

C2P2

C2P1

C2P0

C2PD

Clock Generator 2 Phase Shift Direction. This bit controls the direction of sample clock phase shift.

0 = Phase Advance

1 = Phase Retard

C2P7:0

Clock Generator 2 Phase Shift Magnitude. These bits control the magnitude of sample clock phase shift. One LSB repre-

sents exactly 0.12 degrees. LSBs are processed and decremented at a rate of 3.072 MHz (assuming a 24.576 MHz clock

input on the XTALI pin). When this register is read, it indicates any phase advance/retard remaining to be processed as of

the beginning of slot 0 if bus master, or when TSI was received if bus slave. This register may be overwritten even if all pre-

viously programmed phase advance/retard has not been processed. When written, the contents of this register (just prior to

the write) are transmitted during slot 1 of the following frame (as with all Control Register writes).

res

Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits.

Initial default state after reset: 0000 0000 0000 0000 (0000 hex). Cleared to default and cannot be written to when:

the RESET pin is asserted LO; when the PWRDWN pin is asserted LO; or when the G2EN bit in Control Register

Address 28 is reset to “0” (clock generator 2 disabled).

Address 22

Clock Generator 3 Control—Mode

Data 15

Data 14

Data 13

Data 12

Data 11

Data 10

Data 9

Data 8

C3REF

C3VID

C3PLLG

C3P200

C3X8/7

C3C128

res

Data 7

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 0

C3M7

C3M6

C3M5

C3M4

C3M3

C3M2

C3M1

C3M0

C3REF

Clock Generator 3 Reference Select. Selects the fundamental clock reference used by Clock Generator 3 to synthe-

size its “Conversion” (sample) and “Bit” clock rates.

0 = Clocks are referenced to the input on pin XTALI (crystal or master clock input).

Sample clock frequency is defined by Control Register Address 23 and Bit C3X8/7.

Sample clock phase may be shifted by Control Register Address 24.

Bit clock frequency is defined by bits C3M7:0 and C3P200.

Bit C3VID is ignored.

AD1843JS Datasheet(PDF) 42 Page - Analog Devices

AD1843JS Datasheet(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL