| Electronic Components Datasheet Search |
|
AD1843JS Datasheet(PDF) 32 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD1843JS Datasheet(HTML) 32 Page - Analog Devices |
|
32 / 64 page ![]() REV. 0 –32– AD1843 RX3MM Right Auxiliary 3 Mix Mute 0 = Mix Enabled 1 = Mix Muted RX3M4:0 Right Auxiliary 3 Mix Gain/Attenuation Select. Least significant bit represents –1.5 dB. Referred to 2.0 V p-p DAC1 output level. 00000 = +12.0 dB Gain 01000 = 0.0 dB 11111 = –34.5 dB Attenuation res Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits. Initial default state after reset: 1000 1000 1000 1000 (8888 hex). Cleared to default and cannot be written to when: the RESET pin is asserted LO; when the PWRDWN pin is asserted LO; when the PDNO bit in Control Register Address 0 is set to “1” (all conversions disabled); or when the AAMEN bit (analog input to analog mix disabled), or the ANAEN bit (analog channels powered down) in Control Register Address 27 is reset to “0.” Address 7 Mix Control—Mic to Mixer Data 15 Data 14 Data 13 Data 12 Data 11 Data 10 Data 9 Data 8 LMCMM res res LMCM4 LMCM3 LMCM2 LMCM1 LMCM0 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 RMCMM res res RMCM4 RMCM3 RMCM2 RMCM1 RMCM0 LMCMM Left Microphone Mix Mute 0 = Mix Enabled 1 = Mix Muted LMCM4:0 Left Microphone Mix Gain/Attenuation Select. Least significant bit represents –1.5 dB. Referred to 2.0 V p-p DAC1 output level. 00000 = +12.0 dB Gain 01000 = 0.0 dB 11111 = –34.5 dB Attenuation RMCMM Right Microphone Mix Mute 0 = Mix Enabled 1 = Mix Muted RMCM4:0 Right Microphone Mix Gain/Attenuation Select. Least significant bit represents –1.5 dB. Referred to 2.0 V p-p DAC1 output level. 00000 = +12.0 dB Gain 01000 = 0.0 dB 11111 = –34.5 dB Attenuation res Reserved for future expansion. To ensure future compatibility, write “0” to all reserved bits. Initial default state after reset: 1000 1000 1000 1000 (8888 hex). Cleared to default and cannot be written to when: the RESET pin is asserted LO; when the PWRDWN pin is asserted LO; when the PDNO bit in Control Register Address 0 is set to “1” (all conversions disabled); or when the AAMEN bit (analog input to analog mix disabled), or the ANAEN bit (analog channels powered down) in Control Register Address 27 is reset to “0.” Address 8 Mix/Miscellaneous Control—Mono In to Mixer and Miscellaneous Settings Data 15 Data 14 Data 13 Data 12 Data 11 Data 10 Data 9 Data 8 MNMM res res MNM4 MNM3 MNM2 MNM1 MNM0 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 ALLMM MNOM HPOM HPOS SUMM res DAC2T DAC1T MNMM Mono Input Mix Mute 0 = Mix Enabled 1 = Mix Muted |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |