Electronic Components Datasheet Search
  English  ▼

X  

AD1843JS Datasheet(PDF) 17 Page - Analog Devices

Part # AD1843JS
Description  Serial-Port 16-Bit SoundComm Codec
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1843JS Datasheet(HTML) 17 Page - Analog Devices

Back Button AD1843JS Datasheet HTML 13Page - Analog Devices AD1843JS Datasheet HTML 14Page - Analog Devices AD1843JS Datasheet HTML 15Page - Analog Devices AD1843JS Datasheet HTML 16Page - Analog Devices AD1843JS Datasheet HTML 17Page - Analog Devices AD1843JS Datasheet HTML 18Page - Analog Devices AD1843JS Datasheet HTML 19Page - Analog Devices AD1843JS Datasheet HTML 20Page - Analog Devices AD1843JS Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 64 page
background image
AD1843
REV. 0
–17–
LINE IN
MIC IN RIGHT
MIC IN LEFT
AUX1 IN
AUX2 IN
AUX3 IN
MONO IN
SUM IN
LINE1 OUT
HEADPHONE OUT
LINE2 OUT RIGHT
LINE2 OUT LEFT
MONO OUT
SYNC2
CONV1
BIT1
SERIAL
INTERFACE
DAA
SERIAL
INTERFACE
ADSP-21xx
DSP OR ASIC
AD1843 SOUNDCOMM
CODEC
IDMA PORT
OR PARALLEL
PORT
NTSC
HORIZONTAL
SYNC SIGNAL
HOST BUS
ISA OR PCI
EXTERNAL POWERED
MULTIMEDIA SPEAKERS
SPEAKERPHONE
AUDIO FROM DAT
OR CASSETTE
PC SPEAKER
PSTN
AUDIO FROM
EXTERNAL MPEG
DECODER
PC ATTENTION
“BEEPER” SIGNAL
AUDIO FROM
CD-ROM
EXTERNAL
WAVEFORM
SYNTHESIZER
Figure 6. Typical Configurations
3210
15 14 13 12
3210
15 14 13 12
3210
15 14 13 12
3210
15 14 13 12
512 BITS
MSB
MSB
MSB
MSB
512 BITS
256 BITS
256 BITS
SLOT 15
SLOT 0
SLOT 15
SLOT 0
SLOT 31
SLOT 16
SLOT 16
256 BITS
256 BITS
SAMPLE PERIOD N
SAMPLE PERIOD N+1
SAMPLE PERIOD N+2
SAMPLE
PERIOD N+3
FRAME M
FRAME M+1
SDI OR SDO
SCLK
SDFS
FRS = 0
[DEFAULT 32 SLOTS PER FRAME, 2 SAMPLES PER FRAME SYNC]
MASTER MODE
NOTE THAT AD1843 FRAME RATE IS NOT RELATED TO SAMPLE RATES
Figure 7. FRS = 0, Master Mode Timing
3210
15 14 13 12
3210
15 14 13 12
3210
15 14 13 12
3210
15 14 13 12
256 BITS
MSB
MSB
MSB
MSB
256 BITS
SLOT 15
SLOT 0
SLOT 15
SLOT 0
SLOT 15
SLOT 0
SLOT 0
SAMPLE PERIOD N
SAMPLE PERIOD N+1
SAMPLE PERIOD N+2
SAMPLE
PERIOD N+3
FRAME M
SDI OR SDO
SCLK
SDFS
FRS = 1
[16 SLOTS PER FRAME, 1 SAMPLE PER FRAME SYNC]
MASTER MODE
NOTE THAT SCLK CAN BE PROGRAMMED FOR EITHER 12.288 MHz
OR 16.384 MHz WHEN IN MASTER MODE
256 BITS
FRAME M+1
FRAME M+2
FRAME M+3
Figure 8. FRS = 1, Master Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com