Electronic Components Datasheet Search
  English  ▼

X  

LM4308 Datasheet(PDF) 6 Page - Texas Instruments

Part # LM4308
Description  18-bit i80 CPU Display Interface, Supports up to 640 x 480 VGA Formats
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

LM4308 Datasheet(HTML) 6 Page - Texas Instruments

Back Button LM4308 Datasheet HTML 2Page - Texas Instruments LM4308 Datasheet HTML 3Page - Texas Instruments LM4308 Datasheet HTML 4Page - Texas Instruments LM4308 Datasheet HTML 5Page - Texas Instruments LM4308 Datasheet HTML 6Page - Texas Instruments LM4308 Datasheet HTML 7Page - Texas Instruments LM4308 Datasheet HTML 8Page - Texas Instruments LM4308 Datasheet HTML 9Page - Texas Instruments LM4308 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 33 page
background image
LM4308
SNLS225C – AUGUST 2007 – REVISED MAY 2013
www.ti.com
SWITCHING CHARACTERISTICS (continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
POWER UP TIMING
ta
DC ON High Delay
Link Start Up Sequence
CLK
128
cycles
tb
DC Low Delay
CLK
128
cycles
tc
DC Active Delay
CLK
504
cycles
td
DD High Delay
CLK
128
cycles
te
DD Low Delay
CLK
8
cycles
tf
DD Differential ON
CLK
128
cycles
tSU
Start Up Delay
ta +tb + tc + td + te + tf
CLK
1,024
Includes PLL Lock Time
cycles
POWER OFF TIMING
tO
Turn Off Delay
See (5)
0.1
2
µs
(5)
Specified functionally by the IDDZ parameter. See also Figure 7.
RECOMMENDED INPUT TIMING REQUIREMENTS
Over recommended operating supply and temperature ranges unless otherwise specified.
(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
MASTER REFERENCE CLOCK (CLK)
f
Clock Frequency
9.6
30
MHz
tCP
Clock Period
33.3
104.2
ns
CLKDC
Clock Duty Cycle
30
50
70
%
tT
Clock/Data Transition Times
(Rise or Fall, 10%–90%)(2)
2
>2
ns
tCLKgap
CLK Stop Gap
4
CLKcycles
(1)
Typical values are given for VDDIO = 1.8V and VDD = VDDA = 1.8V and TA = 25°C.
(2)
Maximum transition time is a function of clock rate and should be less than 30% of the clock period to preserve signal quality.
6
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM4308



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com