Electronic Components Datasheet Search
  English  ▼

X  

AFBR-810BZ Datasheet(PDF) 9 Page - AVAGO TECHNOLOGIES LIMITED

Part # AFBR-810BZ
Description  Twelve-Channel Transmitter and Receiver Pluggable, Parallel-Fiber-Optic Modules
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AVAGO [AVAGO TECHNOLOGIES LIMITED]
Direct Link  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

AFBR-810BZ Datasheet(HTML) 9 Page - AVAGO TECHNOLOGIES LIMITED

Back Button AFBR-810BZ Datasheet HTML 5Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 6Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 7Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 8Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 9Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 10Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 11Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 12Page - AVAGO TECHNOLOGIES LIMITED AFBR-810BZ Datasheet HTML 13Page - AVAGO TECHNOLOGIES LIMITED Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 48 page
background image
9
Recommended Operating Conditions
Recommended Operating Conditions specify parameters for which the optical and electrical characteristics hold
unless otherwise noted. Optical and electrical characteristics are not defined for operation outside the Recommended
Operating Conditions, reliability is not implied and damage to the module may occur for such operation over an
extended period of time.
Parameter
Symbol
Min
Typ
Max
Units
Reference
Case Temperature
TC
0
40
70
°C
1
2.5 V Power Supply Voltage
VCC25
2.375
2.5
2.625
V
Figures 12, 13
3.3 V Power Supply Voltage
VCC33
3.135
3.3
3.465
V
Figures 12, 13
Signal Rate per Channel
2.5
10
GBd
2
Data Input Differential Peak-to-Peak
Voltage Swing
ΔVDI pp
175
1400
mVpp
3, Figure 14
Data Input Common Mode Voltage
VDI CM
0.35
VCC33-0.35
V
4
Data Input Rise & Fall Times (20% - 80%)
30
48
ps
Data Input Deterministic Jitter
15
ps
5
Data Input Total Jitter
30
ps
6
Control* Input Voltage High
Vih
2
Vcc33
V
Control* Input Voltage Low
Vil
GND
0.8
V
Two Wire Serial Interface Clock Rate
400
kHz
Figure 17
Two Wire Serial Interface Write Cycle Time
TWr
40
mS
Reset Pulse Width
tRSTL PW
10
µs
Figure 19
Power Supply Noise
100
mVpp
7, 500 Hz to
2.7 GHz
Receiver Differential Data Output Load
100
Ohms
Figure 3
AC Coupling Capacitors – Receiver Data
Outputs
Cac
0.1
µF
8, Figure 3
Fiber Length: 2000 MHz∙km 50µm MMF
0.5
50
m
9
Notes:
* Control signals, LVTTL (3.3 V) compatible, include Adr[2:0], IntL, ResetL, SCL and SDA.
1. The position for case temperature measurement is shown in Figure 11. Continuous operation at the maximum Recommended Operating Case
Temperature should be avoided in order not to degrade reliability. Modules will function (degraded performance may result) where operated with
case temperatures below the minimum Recommended Operating Case Temperature.
2. While operation for various codes, e.g. 8b10b and 64b66b, are supported, certain parameters, jitter and sensitivity, are defined for specific operating
conditions of 10 GBd and 8b/10b equivalent test patterns. The receiver has a low frequency -3dB (electrical) corner near 100 kHz.
3. Data inputs are CML compatible. Minimum input requirement holds for default input equalization settings. Data Input Differential Peak to Peak
Voltage Swing is defined as follows: ΔVDI pp = ΔVDIH – ΔVDIL where ΔVDIH = High State Differential Data Input Voltage and ΔVDIL = Low State
Differential Data Input Voltage.
4. Data Input Common Mode Voltage is defined as follows: VDI CM = (VDinp + VDinn)/2.
5. Deterministic Jitter, DJ, conforms to the dual-Dirac model where TJ(BER) = DJ + 2Q(BER)RJrms and RJrms is the width of the Gaussian component.
Here BER = 10-12. DJ is measured with the same conditions as TJ. Effects of impairments in the test signal due to the test system are removed from
the measurement. All channels not under test are operating with similar test patterns.
6. Total Jitter,TJ, defined for a BER of 10-12, is measured at the 50% signal level using test pattern 2 defined in IEEE P802.3ae clause 52.9.1, or equivalent,
operating at 10 GBd. Effects of impairments in the test signals due to the test system are removed from the measurement. All channels not under
test are operating with similar test patterns.
7. Power Supply Noise is defined as the peak-to-peak noise amplitude over the frequency range at the host supply side of the recommended power
supply filter with the module and recommended filter in place. Voltage levels including peak-to-peak noise are limited to the recommended
operating range of the associated power supply. See Figures 12 and 13 for recommended power supply filters.
8. For data patterns with restricted run lengths and disparity, e.g. 8b10b, smaller value capacitors may provide acceptable results.
9. Channel insertion loss includes 3.5 dB/km attenuation, 0 dB connector loss and 0.3 dB modal noise penalty allocations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com