Electronic Components Datasheet Search
  English  ▼

X  

VP306 Datasheet(PDF) 39 Page - Mitel Networks Corporation

Part # VP306
Description  Satellite Channel Decoder
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

VP306 Datasheet(HTML) 39 Page - Mitel Networks Corporation

Back Button VP306 Datasheet HTML 35Page - Mitel Networks Corporation VP306 Datasheet HTML 36Page - Mitel Networks Corporation VP306 Datasheet HTML 37Page - Mitel Networks Corporation VP306 Datasheet HTML 38Page - Mitel Networks Corporation VP306 Datasheet HTML 39Page - Mitel Networks Corporation VP306 Datasheet HTML 40Page - Mitel Networks Corporation VP306 Datasheet HTML 41Page - Mitel Networks Corporation VP306 Datasheet HTML 42Page - Mitel Networks Corporation VP306 Datasheet HTML 43Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 85 page
background image
DRAFT - PRELIMINARY DATA
VP305/6
The duplication or disclosure of data contained on this sheet is subject to the restrictions
on the title page of this document.
39
The ± choice depends on the polarity of the VCO U/D signals. Select + if polarity is normal or - if
polarity is swapped (inverted). This is set by the CR_CONFIG[6] bit, see page 44.
The ramp times can be measured by observing the time intervals between the setting of interrupts
INT_QPSK[6] and INT_QPSK[7]. These interrupts are generated when the lower and upper
frequency limits are reached respectively, see page 27.
The relationship between the offset voltage and the CR_OFFSET parameter is as follows:
Voffset = ±
CR_OFFSET
32 * CR_KP
* VDD
See above for choice of ±.
2.7.3.2. Tracking Phase.
During the tracking phase, the mean value of the phase error should be zero. The mean value is
internally computed and subtracted from the phase error before the Sigma-Delta conversion. This
system is only operational in the tracking mode, set by CR_CONFIG[1] = 0, see page 44.
The maximum DC offset voltage which can be compensated by this method is:
Voffset_max = +
CR_OFFSET
32 * CR_KP
* VDD
e.g.
for VDD = 3.3v, CR_OFFSET = 127
For CR_KP = 255,
Voffset_max = 51mV (resolution 0.4mV)
For CR_KP = 30,
Voffset_max = 437mV (resolution 3.4mV)
2.7.4. CR_RP: Carrier reference period register.
Parallel mode -
Bank 2. Address 4.
Type Read / Write.
Serial mode - Address 20.
7654
3210
Reserved
CR_RP[3:0] Carrier reference period
CR_RP[3:0]
Carrier frequency reference period for the count of the crystal clock cycles ( XTI
pin). This sets the reference for the measurement of the I/Q down converter
VCO frequency (PSCAL pins). The register value sets the 4 most significant bits
of a 14 bit counter. The actual count is CR_RP[3:0] * 1024. See page 12 for
further discussion.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com