VP306 datasheet(49/85 Pages) MITEL

49 / 85 page

DRAFT - PRELIMINARY DATA

VP305/6

The duplication or disclosure of data contained on this sheet is subject to the restrictions

on the title page of this document.

2.10.4.

VI_BER_PER: Viterbi bit error rate based synchronisation period register.

Parallel mode -

Bank 5. Address 6.

Type Read / Write.

Serial mode - Address 46.

7654

3210

VBPER[7:0] - Viterbi bit error rate based synchronisation period

VBPER[7:0]

Viterbi bit error rate based synchronisation period.

The actual period = 256 x VBPER[7:0] data bits.

2.10.5.

VI_BER_LIM: Viterbi bit error rate based synchronisation limit register.

Parallel mode -

Bank 5. Address 7.

Type Read / Write.

Serial mode - Address 47.

76543210

VBLIM[7:0] - Viterbi bit error rate based synchronisation limit

VBLIM[7:0]

Viterbi bit error rate based synchronisation limit.

The actual limit = 128 x VBLIM[7:0] + 32 data bits.

The Viterbi bit error rate threshold is the ratio of the register values:

Threshold = VI_BER_LIM / VI_BER_PER

The following table shows recommended threshold values for the various Viterbi code rates. If the

Viterbi bit error rate threshold is set too low, the Viterbi circuit will lock up on incorrect data. But

conversely, if the threshold is set too high, the Viterbi circuit will have difficulty in llocking up. A

false lock may be exited by toggling F_LOCK (bit 6 of VIT_MODE register, see page 47).

Coding rate

min.

max.

1/2

0.090

0.120

2/3

0.055

0.070

3/4

0.035

0.050

5/6

0.020

0.035

7/8

0.010

0.025

Table 9. Viterbi bit error rate threshold. .

VP306 Datasheet(PDF) 49 Page - Mitel Networks Corporation

VP306 Datasheet(HTML) 49 Page - Mitel Networks Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL