Electronic Components Datasheet Search
  English  ▼

X  

CDCE62005 Datasheet(PDF) 52 Page - Texas Instruments

Click here to check the latest version.
Part # CDCE62005
Description  3:5 Clock Generator
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCE62005 Datasheet(HTML) 52 Page - Texas Instruments

Back Button CDCE62005 Datasheet HTML 48Page - Texas Instruments CDCE62005 Datasheet HTML 49Page - Texas Instruments CDCE62005 Datasheet HTML 50Page - Texas Instruments CDCE62005 Datasheet HTML 51Page - Texas Instruments CDCE62005 Datasheet HTML 52Page - Texas Instruments CDCE62005 Datasheet HTML 53Page - Texas Instruments CDCE62005 Datasheet HTML 54Page - Texas Instruments CDCE62005 Datasheet HTML 55Page - Texas Instruments CDCE62005 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 85 page
background image
XTAL /
AUX IN
Output
Divider 0
U0P
U0N
PFD/
CP
Prescaler
Feedback
Divider
Input
Divider
Smart
MUX
Output
Divider 4
U4P
U4N
/1 - /80
U0P
U0N
PRI_REF
SEC_REF
/1 - /80
U4P
U4N
Divide by 1: Up to 1500 MHz
Otherwise : Up to 1175 MHz
Up to 5 Outputs :
LVPECL or LVDS
Up to 10 Outputs:
LVCMOS
CDCE62005
SCAS862F – NOVEMBER 2008 – REVISED JANUARY 2015
www.ti.com
8.4 Device Functional Modes
8.4.1 Fan-Out Buffer
Each output of the CDCE62005 can be configured as a fan-out buffer (divider bypassed) or fan-out buffer with
divide and skew control functionality.
Figure 34. CDCE62005 Fan-out Buffer Mode
8.4.2 Clock Generator
The CDCE62005 can generate 5–10 low noise clocks from a single crystal as follows:
Figure 35. CDCE62005 Clock Generator Mode
8.4.3 Jitter Cleaner – Mixed Mode
The following table presents a common scenario. The CDCE62005 must generate several clocks from a
reference that has traversed a backplane. In order for jitter cleaning to take place, the phase noise of the on-
board clock path must be better than that of the incoming clock. The designer must pay attention to the
optimization of the loop bandwidth of the synthesizer and understand the phase noise profiles of the oscillators
involved. Further, other devices on the card require clocks at frequencies not related to the backplane clock. The
system requires combinations of differential and single-ended clocks in specific formats with specific phase
relationships.
NOTE
Pay special attention when using the universal inputs with two different clock sources. Two
clocks derived from the same source may use the internal bias generator and internal
termination network without jitter performance degradation. However, if their origin is from
different sources ( two independent oscillators, for example) then sharing the internal bias
generator can degrade jitter performance significantly.
52
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: CDCE62005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com