Electronic Components Datasheet Search
  English  ▼

X  

CDCE62005 Datasheet(PDF) 14 Page - Texas Instruments

Click here to check the latest version.
Part # CDCE62005
Description  3:5 Clock Generator
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCE62005 Datasheet(HTML) 14 Page - Texas Instruments

Back Button CDCE62005 Datasheet HTML 10Page - Texas Instruments CDCE62005 Datasheet HTML 11Page - Texas Instruments CDCE62005 Datasheet HTML 12Page - Texas Instruments CDCE62005 Datasheet HTML 13Page - Texas Instruments CDCE62005 Datasheet HTML 14Page - Texas Instruments CDCE62005 Datasheet HTML 15Page - Texas Instruments CDCE62005 Datasheet HTML 16Page - Texas Instruments CDCE62005 Datasheet HTML 17Page - Texas Instruments CDCE62005 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 85 page
background image
Output
Divider 0
U0P
U0N
U1P
U1N
U2P
U2N
U3P
U3N
U4P
U4N
PFD /
CP
/1:/2:HiZ
/1:/2:HiZ
Prescaler
Feedback
Divder
Input
Divider
Reference
Divider
AUX
OUT
PRI_REF
SEC_REF
XTAL /
AUX IN
EEPROM
Interface
&
Control
REF_SEL
Power_down
SYNC
SPI_LE
SPI_CLK
SPI_MISO
SPI_MOSI
EXT_LFP
EXT_LFN
Output
Divider 1
Output
Divider 2
Output
Divider 3
Output
Divider 4
CDCE62005
SCAS862F – NOVEMBER 2008 – REVISED JANUARY 2015
www.ti.com
8 Detailed Description
8.1 Overview
The CDCE62005 comprises of four primary blocks: the interface and control block, the input block, the output
block, and the synthesizer block. In order to determine which settings are appropriate for any specific
combination of input/output frequencies, a basic understanding of these blocks is required. The interface and
control block determines the state of the CDCE62005 at power-up based on the contents of the on-chip
EEPROM. In addition to the EEPROM, the SPI port is available to configure the CDCE62005 by writing directly
to the device registers after power-up. The input block selects which of the three input ports is available for use
by the synthesizer block and buffers all clock inputs. The output block provides five separate clock channels that
are fully programmable and configurable to select and condition one of four internal clock sources. The
synthesizer block multiplies and filters the input clock selected by the input block.
NOTE
This section provides a high-level description of the features of the CDCE62005 for
purpose of understanding its capabilities. For a complete description of device registers
and I/O, please refer to Device Configuration and Register Maps.
8.2 Functional Block Diagrams
14
Submit Documentation Feedback
Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: CDCE62005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com