CDCE62005 datasheet(9/85 Pages) TI1

9 / 85 page

CDCE62005

www.ti.com

SCAS862F – NOVEMBER 2008 – REVISED JANUARY 2015

Electrical Characteristics (continued)

recommended operating conditions for the CDCE62005 device for under the specified Industrial temperature range of –40°C

to 85°C

PARAMETER

TEST CONDITIONS

MIN

TYP(1)

MAX

UNIT

LVDS OUTPUT(1)(2)

fclk

Output frequency (see Figure 8)

Configuration Load

800

MHz

|VOD|

Differential output voltage

RL = 100 Ω

270

550

ΔVOD

LVDS VOD magnitude change

Offset Voltage

40°C to 85°C

1.24

ΔVOS

VOS magnitude change

Short circuit Vout+ to ground

VOUT = 0

Short circuit Vout– to ground

VOUT = 0

Outputs are set to 491.52 MHz

Reference (PRI_REF or SEC_REF)

tpho

1.65

to output phase offset

Reference at 30.72 MHz

tpd(LH)/tpd( Propagation delay from PRI_REF

Crosspoint to Crosspoint, Bypass

3.1

HL)

or SEC_REF to outputs

Mode

tsk(o)

(3)

Skew, output to output For Y0 to Y4 All Outputs set at 200 MHz

Output capacitance on Y0 to Y4

VCC = 3.3 V; VO = 0 V or VCC

IOPDH

Power down output current

VO = VCC

μA

IOPDL

Power down output current

VO = 0 V

μA

Duty cycle

45%

55%

tr / tf

Rise and fall time

20% to 80% of VOUT(PP)

110

160

190

LVCMOS-TO-LVDS(4)

VCC/2 to Crosspoint. Output are at the

Output skew between LVCMOS

tskP_c

same output frequency and use the

0.9

1.4

1.9

and LVDS outputs

same output divider configuration.

LVPECL OUTPUT

Output frequency, Configuration

fclk

1500

MHz

load (see Figure 9 and Figure 10)

LVPECL high-level output voltage

VOH

VCC –1.06

VCC –0.88

load

LVPECL low-level output voltage

VOL

VCC–2.02

VCC–1.58

load

|VOD|

Differential output voltage

610

970

Outputs are set to 491.52 MHz,

tpho

Reference to Output Phase offset

1.47

Reference at 30.72 MHz

tpd(LH)/

Propagation delay from PRI_REF

Crosspoint to Crosspoint, Bypass

3.4

or SEC_REF to outputs

Mode

tpd(HL)

tsk(o)

Skew, output to output For Y0 to Y4 All Outputs set at 200 MHz

Output capacitance on Y0 to Y4

VCC = 3.3 V; VO = 0 V or VCC

IOPDH

VO = VCC

μA

Power Down output current

IOPDL

VO = 0 V

μA

Duty Cycle

45%

55%

tr / tf

Rise and fall time

20% to 80% of VOUT(PP)

135

(2)

The phase of LVCMOS is lagging in reference to the phase of LVDS.

(3)

The tsk(o) specification is only valid for equal loading of all outputs.

(4)

All typical values are at VCC = 3.3 V, temperature = 25°C

Submit Documentation Feedback

Product Folder Links: CDCE62005

CDCE62005 Datasheet(PDF) 9 Page - Texas Instruments

CDCE62005 Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL