PC87591L datasheet(332/437 Pages) NSC

332 / 437 page

Host Controller Interface Modules (Continued)

www.national.com

332

Revision 1.07

MSWC Host Event Status Register 0 (MSHES0)

This register holds information similar to that in WK_STS0 register. The same event that causes a WK_STS0 bit to be set

sets the respective bit in MSHES0 register. Clearing bits is done for each of the status registers separately. This register is

reset to 0016 on VCC power-up or Host Domain Software reset. Writing 1 to a bit clears it to 0. Writing 0 has no effect. Bit 6

of this register behaves in a special way on set and clear, as described below.

Location: Offset 00 FCCE16

Type: R/W1C

Bit

76543210

Name

EICFGPSO EICFGPBM

EIACPIS5

EIACPIS4

EIACPIS3

EIACPIS2

EIACPIS1

EIRTCAL

Reset

00000000

Bit

Description

EIRTCAL (Enable Interrupt on RTC Alarm). Mask generation of interrupt to the core on setting of the RTC

Alarm bit in MSWCTL1 register.

0: Interrupt disabled (default)

1: Generate a level high interrupt when the RTC Alarm bit is set

5-1

EIACPIS5-1 (Enable Interrupt ACPI request for S5 through S1). Mask generation of interrupt to the core on

changes to ACPISi (i=5-1) bit in MSWCTL2 register. An interrupt enable for ACPIS0 is enabled when any of

these bits is set.

0: Interrupt disabled (default)

1: Generate a level high interrupt on any change to the ACPISi bit

EICFGPBM (Enable Interrupt SuperI/O Conﬁguration Register D Power Button Mode). Mask generation of

interrupt to the core on changes to CFGPBM bit in MSWCTL2 register.

0: Interrupt disabled (default)

1: Generate a level high interrupt on any change to the CFGPBM bit

EICFGPSO (Enable Interrupt SuperI/O Conﬁguration Register D Power Supply Off). Mask generation of

interrupt to the core on changes to CFGPSO bit in MSWCTL2 register.

0: Interrupt disabled (default)

1: Generate a level high interrupt on any change to the CFGPBM bit

Bit

76543210

Name

Module IRQ

Event

Status

Software

Event

Status

Reserved

RING

Event

Status

Reserved

RI2

Event

Status

RI1

Event

Status

Reset

00000000

Bit

Description

RI1 Event Status.

0: Event not detected (default)

1: Event detected

RI2 Event Status.

0: Event not detected (default)

1: Event detected

Reserved.

PC87591L Datasheet(PDF) 332 Page - National Semiconductor (TI)

PC87591L Datasheet(HTML) 332 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL