Electronic Components Datasheet Search
  English  ▼

X  

DS2155 Datasheet(PDF) 189 Page - Dallas Semiconductor

Part # DS2155
Description  T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2155 Datasheet(HTML) 189 Page - Dallas Semiconductor

Back Button DS2155 Datasheet HTML 185Page - Dallas Semiconductor DS2155 Datasheet HTML 186Page - Dallas Semiconductor DS2155 Datasheet HTML 187Page - Dallas Semiconductor DS2155 Datasheet HTML 188Page - Dallas Semiconductor DS2155 Datasheet HTML 189Page - Dallas Semiconductor DS2155 Datasheet HTML 190Page - Dallas Semiconductor DS2155 Datasheet HTML 191Page - Dallas Semiconductor DS2155 Datasheet HTML 192Page - Dallas Semiconductor DS2155 Datasheet HTML 193Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 262 page
background image
DS2156
189 of 262
Register Name:
U_RSR
Register Description:
UTOPIA Receive Status Register
Register Address:
68h
Bit #
7
6
5
4
3
2
1
0
Name
—
—
CDS1
CDS0
RMS
LCDS
LCDCSIS
FOIS
Default
0
0
0
0
0
1
0
0
Bit 0/Receive FIFO Overrun Interrupt Status (FOIS). Set if the receive FIFO overruns provided RxFIFO
overrun interrupt mask bit (U_RCR2.3) is set. This bit is reset when read.
Bit 1/LCD Change-of-State Interrupt Status (LCDCSIS). Set by hardware if LCD status changes, provided that
the LCD interrupt-mask bit (U_RCR2.4) is set. The LCDS bit indicates the current status of LCD. This bit is reset
when read.
Bit 2/LCD Status (LCDS)
0 = in-cell delineation
1 = loss-of-cell delineation
Bit 3/Receiver Mode Status (RMS). This bit shows valid status only when HEC correction is enabled.
0 = correction mode
1 = detection mode
Bits 4, 5/Cell Delineation Status 0 to 1 (CDS0 to CDS1). Bit 5 indicates instantaneous OCD status.
CDS1
CDS0
Cell Delineation Status
0
0
HUNT State
0
1
PRESYNC State
1
x
SYNC State
Bits 6, 7/Unused
Once a read cycle to this register is detected, the interrupt status bits are cleared. If any of the lower two bits is set,
the external interrupt signal is asserted. If both the bits are 0 for all the ports, the external interrupt signal is de-
asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com