| Electronic Components Datasheet Search |
|
DS2155 Datasheet(PDF) 185 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2155 Datasheet(HTML) 185 Page - Dallas Semiconductor |
|
185 / 262 page ![]() DS2156 185 of 262 Register Name: U_TCR2 Register Description: UTOPIA Transmit Control Register 2 Register Address: 57h Bit # 7 6 5 4 3 2 1 0 Name — — FDC1 FDC0 TCES — TPLIM — Default 0 0 0 0 0 0 0 0 Bits 0, 2, 6, 7/Unassigned, must be set to 0 for proper operation Bit 1/Transmit Physical-Layer Interface Mode (TPLIM) 0 = clock + data + frame-pulse indication combination 1 = gapped clock + data combination Bit 3/Transmit Clear E1 Selection (TCES). When this bit is set = 0, TS16 and TS0 are automatically gapped out. This is only meaningful when U_TCR2.1 is set = 0. E1TCR1.7 must be set = 1 if TCES = 1. 0 = TS16 and TS0 gapped out 1 = TS16 and TS0 not gapped out Bits 4, 5/Transmit FIFO Depth Configuration Bits (FDC1, FDC0) FDC1 FDC0 Cell Depth 0 0 4 0 1 3 1 0 2 1 1 Reserved Register Name: U_RCFR Register Description: UTOPIA Receive Configuration Register Register Address: 60h Bit # 7 6 5 4 3 2 1 0 Name — — — — — — RUPM RPC Default 0 0 0 0 0 0 0 0 Bit 0/Receive Port Configuration (RPC) 0 = T1 mode 1 = E1 mode Bit 1/Receive UTOPIA Polling Mode (RUPM) 0 = multiplexed with 1CLAV mode 1 = direct status Bits 2 to 7/Unassigned, should be set to 0 for proper operation |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |