Electronic Components Datasheet Search
  English  ▼

X  

DS2155 Datasheet(PDF) 184 Page - Dallas Semiconductor

Part # DS2155
Description  T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2155 Datasheet(HTML) 184 Page - Dallas Semiconductor

Back Button DS2155 Datasheet HTML 180Page - Dallas Semiconductor DS2155 Datasheet HTML 181Page - Dallas Semiconductor DS2155 Datasheet HTML 182Page - Dallas Semiconductor DS2155 Datasheet HTML 183Page - Dallas Semiconductor DS2155 Datasheet HTML 184Page - Dallas Semiconductor DS2155 Datasheet HTML 185Page - Dallas Semiconductor DS2155 Datasheet HTML 186Page - Dallas Semiconductor DS2155 Datasheet HTML 187Page - Dallas Semiconductor DS2155 Datasheet HTML 188Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 262 page
background image
DS2156
184 of 262
Register Name:
U_TCR1
Register Description:
UTOPIA Transmit Control Register 1
Register Address:
56h
Bit #
7
6
5
4
3
2
1
0
Name
—
—
—
TPSE
TCRDS
TCAE
THEIE
THIE
Default
0
0
0
0
0
1
0
1
Bit 0/Transmit HEC-Insertion Enable (THIE)
0 = HEC byte as received from ATM layer is transparently passed
1 = proper HEC value is computed and inserted in the HEC byte of the cell
Bit 1/Transmit HEC Error-Insertion Enable (THEIE)
0 = HEC error insertion disabled
1 = HEC errors introduced in the transmitted cells as specified by transmit HEC error-insertion pattern
register
Bit 2/Transmit COSET-Addition Enable (TCAE)
0 = no COSET addition
1 = COSET (0x55) addition to the calculated HEC
Note that if HEC insertion is disabled, then the HEC byte is transmitted transparently (this bit does not
impact ATM layer cells). However, the HEC byte of idle/unassigned cells used for cell-rate decoupling
includes COSET addition as long as the TCAE bit is enabled.
Bit 3/Transmit Cell-Rate Decoupling Selection (TCRDS)
0 = idle cell
1 = unassigned cell
Bit 4/Transmit Payload-Scrambling Enable (TPSE)
0 = disabling scrambling
1 = enabling scrambling
Bits 5 to 7/Unassigned, must be set to 0 for proper operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com