Electronic Components Datasheet Search
  English  ▼

X  

GC2011A Datasheet(PDF) 18 Page - Texas Instruments

Part # GC2011A
Description  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC2011A Datasheet(HTML) 18 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 14Page - Texas Instruments GC2011A Datasheet HTML 15Page - Texas Instruments GC2011A Datasheet HTML 16Page - Texas Instruments GC2011A Datasheet HTML 17Page - Texas Instruments GC2011A Datasheet HTML 18Page - Texas Instruments GC2011A Datasheet HTML 19Page - Texas Instruments GC2011A Datasheet HTML 20Page - Texas Instruments GC2011A Datasheet HTML 21Page - Texas Instruments GC2011A Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 50 page
background image
Texas Instruments Incorporated
- 14 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
3.1
FULL RATE
The full rate filter implements Equation (1) using the structures shown in Figure 2. The control register settings
which configure the chip in the full rate modes are tabulated below:
The coefficients can be stored in coefficient register 1 or 3 of each filter cell. Coefficient registers 0 and 2 are
not used in the full rate mode. To store coefficients h(k) in register 1 of each filter cell use the memory addresses
BASE+4*k+1, where BASE is 128 for A-path or cascaded filters and is 192 for B-path filters, and
k ranges from 0 to N-1 for filters without symmetry,
k ranges from 0 to N/2-1 for filters with even symmetry, or
k ranges from 0 to (N-1)/2 for filters with odd symmetry.
To store the coefficients in register 3 of each filter cell use the addresses BASE+4*k+3.
The control register settings in Table 2 assume the coefficients are stored in coefficient register 1 of each filter
cell. To use register 3 in each cell add 0020HEX to the REG0 values shown in Table 1. The coefficient access logic within
each filter cell is synchronized to the clock (CK) so that the user can switch between taps stored in register 1 and register
3 without causing any undesirable transients in the filter’s operation. This is useful for adaptive filter applications.
Table 2: Full Rate Mode Control Register Settings
Symmetry
Dual Path or
Cascaded
# of Taps
(N)
A-PATH
B-PATH
Cascade
Latency
REG0
REG1
REG0
REG1
REG
None
Dual
16
20D8
6000
00D8
6000
2000
44
Cascaded
32
20D8602800D86000
9E00
60
Even
Dual
32
20D8
6108
00D8
6108
2000
44
Cascaded
64
20D8612800D86108
9E00
60
Odd
Dual
31
20D8
6181
00D8
6181
2000
44
Cascaded
63
20D8
61A8
00D8
6181
9E00
60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com