Electronic Components Datasheet Search
  English  ▼

X  

GC2011A Datasheet(PDF) 33 Page - Texas Instruments

Part # GC2011A
Description  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC2011A Datasheet(HTML) 33 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 29Page - Texas Instruments GC2011A Datasheet HTML 30Page - Texas Instruments GC2011A Datasheet HTML 31Page - Texas Instruments GC2011A Datasheet HTML 32Page - Texas Instruments GC2011A Datasheet HTML 33Page - Texas Instruments GC2011A Datasheet HTML 34Page - Texas Instruments GC2011A Datasheet HTML 35Page - Texas Instruments GC2011A Datasheet HTML 36Page - Texas Instruments GC2011A Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 50 page
background image
Texas Instruments Incorporated
- 29 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
6.1
A-PATH AND B-PATH CONTROL REGISTER 0
Control registers APATH_REG0 and BPATH_REG0 are identical and are described here.
ADDRESS 0:
APATH_REG0
ADDRESS 2:
BPATH_REG0
BIT
TYPE
NAME
DESCRIPTION
0,1 (LSBs)
R/W
ACCUM
This two bit field controls the accumulator according to the
following table:
ACCUM
DESCRIPTION
0,1
don’t accumulate (full rate output)
2
accumulate 4 sums (quarter rate)
3
accumulate 2 sums (half rate)
The ACCUM control also sets the output data rate as shown in
Figure 8.
2
R/W
UNSIGNED
The filter cell adder (See Figure 5) is in the unsigned mode when
this bit is set.
3-7
R/W
COEF_SEL
This five bit field controls how the four coefficients are used
within the filter cells. The controls are:
COEF_SEL
DESCRIPTION
(HEX)
1B
use coefficient reg 1
1F
use coefficient reg 3
11
toggle between registers 0 and 1
15
toggle between registers 2 and 3
00
cycle through all four registers
8,9
R/W
RATE
This two bit field sets the input rate as follows: (See Figure 7)
RATE
DESCRIPTION
0,1
full rate input
2
quarter rate input
3
half rate input
10-12
R/W
NEG_IN
These three bits control the input sample negation as follows:
NEG_IN
DESCRIPTION
0
don’t negate
1
negate even time full rate samples
2
negate odd time half rate samples
3
negate even time quarter rate samples
4
always negate
5
negate odd time full rate samples
6
negate even time half rate samples
7
negate odd time quarter rate samples
where the definition of even and odd time samples is shown in
Figure 7.
13
R/W
AB_SEL
Select input A-in when high, B-in when low.
14,15(MSB)
R/W
DELAY_SEL
Selects the input delay or counter input as follows:
DELAY_SEL
DESCRIPTION
0
no delay
1
one clock delay
2
3 clock delay
3
use counter as input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com