Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MCP19124 Datasheet(PDF) 192 Page - Microchip Technology

Part # MCP19124
Description  Digitally-Enhanced Power Analog Synchronous Low-Side Dual-Loop PWM Controller
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP19124 Datasheet(HTML) 192 Page - Microchip Technology

Back Button MCP19124 Datasheet HTML 188Page - Microchip Technology MCP19124 Datasheet HTML 189Page - Microchip Technology MCP19124 Datasheet HTML 190Page - Microchip Technology MCP19124 Datasheet HTML 191Page - Microchip Technology MCP19124 Datasheet HTML 192Page - Microchip Technology MCP19124 Datasheet HTML 193Page - Microchip Technology MCP19124 Datasheet HTML 194Page - Microchip Technology MCP19124 Datasheet HTML 195Page - Microchip Technology MCP19124 Datasheet HTML 196Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 236 page
background image
MCP19124/5
DS20005619A-page 192
 2016 Microchip Technology Inc.
28.6
Baud Rate Generator
The MSSP module has a Baud Rate Generator
available for clock generation in the I2C Master mode.
The Baud Rate Generator (BRG) reload value is placed
in the SSPADD register. When a write occurs to
SSPBUF, the Baud Rate Generator will automatically
begin counting down.
Once the given operation is complete, the internal clock
will automatically stop counting and the clock pin will
remain in its last state.
An internal signal “Reload” in Figure 28-32 triggers the
value from SSPADD to be loaded into the BRG counter.
This occurs twice for each oscillation of the module
clock line. The logic dictating when the reload signal is
asserted depends on the mode the MSSP is being
operated in.
Table 28-3 demonstrates clock rates based on
instruction cycles and the BRG value loaded into
SSPADD.
EQUATION 28-1:
FIGURE 28-32:
BAUD RATE GENERATOR BLOCK DIAGRAM
F
CLOCK
F
OSC
SSPADD
1
+
 4

----------------------------------------------
=
Note:
Values of 0x00, 0x01 and 0x02 are not
valid for SSPADD when used as a Baud
Rate Generator for I2C. This is an
implementation limitation.
TABLE 28-3:
MSSP CLOCK RATE W/BRG
FOSC
FCY
BRG Value
FCLOCK
(2 rollovers of BRG)
8 MHz
2 MHz
04h
400 kHz (1)
8MHz
2MHz
0Bh
166 kHz
8 MHz
2 MHz
13h
100 kHz
Note 1: The I2C interface does not conform to the 400 kHz I2C specification (which applies to rates greater than
100 kHz) in all details, but may be used with care where higher rates are required by the application.
SSPM<3:0>
BRG Down Counter
SSPCLK
FOSC/2
SSPADD<7:0>
SSPM<3:0>
SCL
Reload
Control
Reload



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com